Show simple item record

dc.contributor.authorKalluru, Vivek Venkata.en_US
dc.contributor.otherMassachusetts Institute of Technology. Engineering Systems Division.en_US
dc.contributor.otherSystem Design and Management Program.en_US
dc.date.accessioned2022-08-31T16:29:21Z
dc.date.available2022-08-31T16:29:21Z
dc.date.copyright2019en_US
dc.date.issued2019en_US
dc.identifier.urihttps://hdl.handle.net/1721.1/145229
dc.descriptionThesis: S.M. in Engineering and Management, Massachusetts Institute of Technology, Engineering Systems Division, System Design and Management Program, 2019en_US
dc.descriptionCataloged from PDF version of thesis.en_US
dc.descriptionIncludes bibliographical references (pages 47-48).en_US
dc.description.abstractThis thesis started off with an investigation of noise performance of bench power supplies and existing commercial off-the-self Low Drop Out (LDO) regulators used as power sources in radio frequency applications. Noise of power supply contributes to the phase noise of RF transceivers. The temperature drift affects the precision of analog baseband. Though some commercial LDOs show very good noise performance over bench power supplies they cannot be readily integrated into cost effective and widely used CMOS process, because they are realized in expensive technologies and they need off-chip components to filter low frequency noise. A novel circuit technique to correct the temperature drift and achieve low noise performance is proposed. The temperature drift caused by negative second order temperature coefficient in traditional voltage reference is effectively compensated by generating positive second order temperature coefficient using MOS transistor current. The simplicity of the scheme contributes to power efficiency and low noise. This topology is simulated in 65nm CMOS process which makes this a readily integrated solution to chip-scale RF applications requiring high degree of precision. A temperature coefficient of 2ppm/°C is achieved in simulation which is a 7X improvement over commercially available solutions. Another major advantage is ultra low power consumption of this topology. The current consumed by this topology is less than 1pA which makes it ideal for battery powered systems. The simulated integrated peakpeak noise is 0.1pV in 0.1Hz - 10Hz frequency band which is a 1OX improvement over commercially available parts. This design does not use any discrete components to reduce low-frequency noise. A power supply rejection ratio of 76dB is reported in simulation which shows its excellent immunity to noise from input voltage.en_US
dc.description.statementofresponsibilityby Vivek Venkata Kalluru.en_US
dc.format.extent48 pagesen_US
dc.language.isoengen_US
dc.publisherMassachusetts Institute of Technologyen_US
dc.rightsMIT theses may be protected by copyright. Please reuse MIT thesis content according to the MIT Libraries Permissions Policy, which is available through the URL provided.en_US
dc.rights.urihttp://dspace.mit.edu/handle/1721.1/7582en_US
dc.subjectEngineering Systems Division.en_US
dc.subjectSystem Design and Management Program.en_US
dc.titleUltra-low noise and low temperature drift power supply system design for RF applicationsen_US
dc.typeThesisen_US
dc.description.degreeS.M. in Engineering and Managementen_US
dc.contributor.departmentMassachusetts Institute of Technology. Engineering Systems Divisionen_US
dc.contributor.departmentSystem Design and Management Program.en_US
dc.identifier.oclc1341996122en_US
dc.description.collectionS.M. in Engineering and Management Massachusetts Institute of Technology, Engineering Systems Division, System Design and Management Programen_US
dspace.imported2022-08-31T16:29:21Zen_US
mit.thesis.degreeMasteren_US
mit.thesis.departmentSloanen_US


Files in this item

Thumbnail

This item appears in the following Collection(s)

Show simple item record