dc.contributor.author | Asanovic, Krste | en_US |
dc.contributor.author | Arvind, V. | en_US |
dc.contributor.author | Devadas, Srinivas | en_US |
dc.contributor.author | Hoe, James C. (James Chu-Yue) | en_US |
dc.coverage.temporal | Spring 2002 | en_US |
dc.date.issued | 2002-06 | |
dc.identifier | 6.823-Spring2002 | |
dc.identifier | local: 6.823 | |
dc.identifier | local: IMSCP-MD5-96dcefd5806926cb33055fc1fc7c4490 | |
dc.identifier.uri | http://hdl.handle.net/1721.1/35849 | |
dc.description.abstract | Emphasizes the relationship among technology, hardware organization, and programming systems in the evolution of computer architecture. Pipelined, out-of-order, and speculative execution. Superscaler, VLIW, vector, and multithreaded processors. Addressing structures and virtual memory, and exception handling. I/O and memory systems. Parallel computers; message passing and shared memory systems. Memory models, synchronization, and cache coherence protocols. Vector supercomputers. Assumes an undergraduate knowledge of computer systems. From the course home page: Course Description 6.823 is a study of the evolution of computer architecture and the factors influencing the design of hardware and software elements of computer systems. Topics may include: instruction set design; processor micro-architecture and pipelining; cache and virtual memory organizations; protection and sharing; I/O and interrupts; in-order and out-of-order superscalar architectures; VLIW machines; vector supercomputers; multithreaded architectures; symmetric multiprocessors; and parallel computers. | en_US |
dc.format.extent | 15904 bytes | en_US |
dc.format.extent | 18116 bytes | en_US |
dc.format.extent | 76031 bytes | en_US |
dc.format.extent | 38470 bytes | en_US |
dc.format.extent | 13521 bytes | en_US |
dc.format.extent | 17491 bytes | en_US |
dc.format.extent | 17208 bytes | en_US |
dc.format.extent | 11 bytes | en_US |
dc.format.extent | 4586 bytes | en_US |
dc.format.extent | 21366 bytes | en_US |
dc.format.extent | 11602 bytes | en_US |
dc.format.extent | 38351 bytes | en_US |
dc.format.extent | 4755 bytes | en_US |
dc.format.extent | 27322 bytes | en_US |
dc.format.extent | 25313 bytes | en_US |
dc.format.extent | 4039 bytes | en_US |
dc.format.extent | 301 bytes | en_US |
dc.format.extent | 354 bytes | en_US |
dc.format.extent | 339 bytes | en_US |
dc.format.extent | 180 bytes | en_US |
dc.format.extent | 285 bytes | en_US |
dc.format.extent | 67 bytes | en_US |
dc.format.extent | 17685 bytes | en_US |
dc.format.extent | 49 bytes | en_US |
dc.format.extent | 143 bytes | en_US |
dc.format.extent | 247 bytes | en_US |
dc.format.extent | 19283 bytes | en_US |
dc.format.extent | 262 bytes | en_US |
dc.format.extent | 25949 bytes | en_US |
dc.format.extent | 547311 bytes | en_US |
dc.format.extent | 94135 bytes | en_US |
dc.format.extent | 128447 bytes | en_US |
dc.format.extent | 272685 bytes | en_US |
dc.format.extent | 174522 bytes | en_US |
dc.format.extent | 220321 bytes | en_US |
dc.format.extent | 121050 bytes | en_US |
dc.format.extent | 295953 bytes | en_US |
dc.format.extent | 327250 bytes | en_US |
dc.format.extent | 280519 bytes | en_US |
dc.format.extent | 467767 bytes | en_US |
dc.format.extent | 400880 bytes | en_US |
dc.format.extent | 239528 bytes | en_US |
dc.format.extent | 286310 bytes | en_US |
dc.format.extent | 259091 bytes | en_US |
dc.format.extent | 347438 bytes | en_US |
dc.format.extent | 160795 bytes | en_US |
dc.format.extent | 230943 bytes | en_US |
dc.format.extent | 139072 bytes | en_US |
dc.format.extent | 163877 bytes | en_US |
dc.format.extent | 176304 bytes | en_US |
dc.format.extent | 333149 bytes | en_US |
dc.format.extent | 360886 bytes | en_US |
dc.format.extent | 460427 bytes | en_US |
dc.format.extent | 214591 bytes | en_US |
dc.format.extent | 194918 bytes | en_US |
dc.format.extent | 288178 bytes | en_US |
dc.format.extent | 230380 bytes | en_US |
dc.format.extent | 743706 bytes | en_US |
dc.format.extent | 130008 bytes | en_US |
dc.format.extent | 367269 bytes | en_US |
dc.format.extent | 229817 bytes | en_US |
dc.format.extent | 228911 bytes | en_US |
dc.format.extent | 257717 bytes | en_US |
dc.format.extent | 176594 bytes | en_US |
dc.format.extent | 236711 bytes | en_US |
dc.format.extent | 317637 bytes | en_US |
dc.format.extent | 128440 bytes | en_US |
dc.format.extent | 220287 bytes | en_US |
dc.format.extent | 283791 bytes | en_US |
dc.format.extent | 259095 bytes | en_US |
dc.format.extent | 333152 bytes | en_US |
dc.format.extent | 194914 bytes | en_US |
dc.format.extent | 367265 bytes | en_US |
dc.format.extent | 246274 bytes | en_US |
dc.format.extent | 288561 bytes | en_US |
dc.format.extent | 317555 bytes | en_US |
dc.format.extent | 19283 bytes | en_US |
dc.format.extent | 3486 bytes | en_US |
dc.format.extent | 811 bytes | en_US |
dc.format.extent | 813 bytes | en_US |
dc.format.extent | 830 bytes | en_US |
dc.format.extent | 573 bytes | en_US |
dc.format.extent | 2097 bytes | en_US |
dc.format.extent | 68877 bytes | en_US |
dc.format.extent | 10290 bytes | en_US |
dc.format.extent | 10280 bytes | en_US |
dc.format.extent | 10259 bytes | en_US |
dc.format.extent | 10289 bytes | en_US |
dc.format.extent | 10256 bytes | en_US |
dc.format.extent | 10262 bytes | en_US |
dc.format.extent | 10226 bytes | en_US |
dc.format.extent | 10242 bytes | en_US |
dc.format.extent | 10668 bytes | en_US |
dc.format.extent | 9922 bytes | en_US |
dc.format.extent | 10240 bytes | en_US |
dc.format.extent | 10247 bytes | en_US |
dc.format.extent | 10051 bytes | en_US |
dc.format.extent | 10239 bytes | en_US |
dc.format.extent | 10242 bytes | en_US |
dc.format.extent | 10621 bytes | en_US |
dc.format.extent | 9759 bytes | en_US |
dc.format.extent | 10266 bytes | en_US |
dc.format.extent | 10318 bytes | en_US |
dc.format.extent | 10668 bytes | en_US |
dc.format.extent | 10239 bytes | en_US |
dc.format.extent | 10265 bytes | en_US |
dc.format.extent | 10850 bytes | en_US |
dc.format.extent | 10290 bytes | en_US |
dc.format.extent | 10310 bytes | en_US |
dc.format.extent | 10246 bytes | en_US |
dc.format.extent | 9622 bytes | en_US |
dc.format.extent | 10276 bytes | en_US |
dc.format.extent | 10242 bytes | en_US |
dc.format.extent | 10250 bytes | en_US |
dc.format.extent | 10239 bytes | en_US |
dc.format.extent | 10269 bytes | en_US |
dc.format.extent | 10326 bytes | en_US |
dc.format.extent | 9976 bytes | en_US |
dc.format.extent | 10263 bytes | en_US |
dc.format.extent | 10366 bytes | en_US |
dc.format.extent | 10298 bytes | en_US |
dc.format.extent | 9909 bytes | en_US |
dc.format.extent | 11017 bytes | en_US |
dc.format.extent | 10292 bytes | en_US |
dc.format.extent | 10071 bytes | en_US |
dc.format.extent | 10303 bytes | en_US |
dc.format.extent | 10241 bytes | en_US |
dc.format.extent | 10260 bytes | en_US |
dc.format.extent | 9750 bytes | en_US |
dc.format.extent | 10287 bytes | en_US |
dc.format.extent | 10236 bytes | en_US |
dc.language | en-US | en_US |
dc.rights.uri | Usage Restrictions: This site (c) Massachusetts Institute of Technology 2003. Content within individual courses is (c) by the individual authors unless otherwise noted. The Massachusetts Institute of Technology is providing this Work (as defined below) under the terms of this Creative Commons public license ("CCPL" or "license"). The Work is protected by copyright and/or other applicable law. Any use of the work other than as authorized under this license is prohibited. By exercising any of the rights to the Work provided here, You (as defined below) accept and agree to be bound by the terms of this license. The Licensor, the Massachusetts Institute of Technology, grants You the rights contained here in consideration of Your acceptance of such terms and conditions. | en_US |
dc.subject | computer architecture | en_US |
dc.subject | computer system architecture | en_US |
dc.subject | hardware | en_US |
dc.subject | hardware design | en_US |
dc.subject | software | en_US |
dc.subject | software design | en_US |
dc.subject | instruction set design | en_US |
dc.subject | processor micro-architecture | en_US |
dc.subject | pipelining | en_US |
dc.subject | cache memory | en_US |
dc.subject | virtual memory | en_US |
dc.subject | I/O | en_US |
dc.subject | input/output | en_US |
dc.subject | interrupts | en_US |
dc.subject | superscalar architectures | en_US |
dc.subject | VLIW machines | en_US |
dc.subject | vector supercomputers | en_US |
dc.subject | multithreaded architectures | en_US |
dc.subject | symmetric multiprocessors | en_US |
dc.subject | parallel computers | en_US |
dc.subject | Computer architecture | en_US |
dc.title | 6.823 Computer System Architecture, Spring 2002 | en_US |
dc.title.alternative | Computer System Architecture | en_US |