Search
Now showing items 1-10 of 20
Baring it all to Software: The Raw Machine
(1997-03)
Rapid advances in technology force a quest for computer architectures that exploit new opportunities and shed existing mechanisms that do not scale. Current architectures, such as hardware scheduled superscalars, are ...
Exploiting Superword Level Parallelism with Multimedia Instruction Sets
(1999-11)
Increasing focus on multimedia applications has prompted the addition of multimedia extensions to most existing general-purpose microprocessors. This added functionality comes primarily in the addition of short SIMD ...
Bitwidth Analysis with Application to Silicon Compilation
(1999-11)
In this paper introduces Bitwise, a compiler that minimizes the bitwidth - the number of bits used to represent each operand - for both integers and pointers in a program. By propagating static information both forward and ...
Techniques for Increasing and Detecting Memory Alignment
(2001-11)
Memory alignment is an important property in memory system performance. Extraction of alignment information at compile-time enables the possibility for new classes of program optimization. In this paper, we present methods ...
Secure Execution Via Program Shepherding
(2002-02)
We introduce program shepherding, a method for monitoring control flow transfers during program execution to enforce a security policy. Shepherding ensures that malicious code masquerading as data is never executed, thwarting ...
A Stream Compiler for Communication-Exposed Architectures
(2002-03)
With the increasing miniturization of transistors, wire delays are becoming a dominant factor in microprocessor performance. To address this issue, a number of emerging architectures contain replicated processing units ...
Maps: a Compiler-Managed Memory System for RAW Machines
(1998-07)
Microprocessors of the next decade and beyond will be built using VLSI chips employing billions of transistors. In this generation of microprocessors, achieving a high level of parallelism at a reasonable clock speed will ...
Softspec: Software-based Speculative Parallelism
(2000-04)
We present Softspec, a technique for parallelizing sequential applications using only simple software mechanisms, requiring no complex program analysis or hardware support. Softspec parallelizes loops whose memory references ...
A Software Framework for Supporting General Purpose Applications on RAW Computation Fabrics
(2001-07)
This paper presents SUDS (Software Un-Do Systems), a data speculation system for Raw processors. SUDS manages specultation in software. Thekey to managing speculation in software is to use the compiler to minimize the ...
How to Build Scalable On-Chip ILP Networks for a Decentralized Architecture
(2000-04)
The era of billion transistors-on-a-chip is creating a completely different set of design constraints, forcing radically new microprocessor archiecture designs. This paper examines a few of the possible microarchitectures ...