Show simple item record

dc.contributor.advisorAgarwal, Ananten_US
dc.contributor.advisorStone, Harolden_US
dc.contributor.authorCherian, Mathews Malieakkalen_US
dc.date.accessioned2023-03-29T15:16:17Z
dc.date.available2023-03-29T15:16:17Z
dc.date.issued1989-06
dc.identifier.urihttps://hdl.handle.net/1721.1/149679
dc.description.abstractShared-memory multiprocessors commonly use shared variables for synchronization. Simulations of real parallel applications show that large-scale cache-coherent multiprocessors suffer significant amounts of invalidation traffic due to synchronization. Large multiprocessors that do not cache synchronization variables are often more severely impacted.en_US
dc.relation.ispartofseriesMIT-LCS-TR-452
dc.titleA Study of Backoff Barrier Synchronizationen_US
dc.identifier.oclc20673036


Files in this item

Thumbnail

This item appears in the following Collection(s)

Show simple item record