

MIT Open Access Articles

A 0.13[mu]m CMOS 78dB SNDR 87mW 20MHz BW CT [Delta Sigma] ADC with VCO-based integrator and quantizer

The MIT Faculty has made this article openly available. *Please share* how this access benefits you. Your story matters.

Citation: Park, M., and M. Perrott. "A 0.13[mu]m CMOS 78dB SNDR 87mW 20MHz BW CT [DeltaSigma] ADC with VCO-based integrator and quantizer." Solid-State Circuits Conference - Digest of Technical Papers, 2009. ISSCC 2009. IEEE International. 2009. 170-171,171a. ©2009 IEEE.

As Published: http://dx.doi.org/10.1109/ISSCC.2009.4977362

Publisher: Institute of Electrical and Electronics Engineers

Persistent URL: http://hdl.handle.net/1721.1/60071

Version: Final published version: final published article, as it appeared in a journal, conference proceedings, or other formally published context

Terms of Use: Article is made available in accordance with the publisher's policy and may be subject to US copyright law. Please refer to the publisher's site for terms of use.



ISSCC 2009 / SESSION 9 / DATA CONVERTER TECHNIQUES / 9.5

9.5 A 0.13 μ m CMOS 78dB SNDR 87mW 20MHz BW CT $\Delta\Sigma$ ADC with VCO-Based Integrator and Quantizer

Matt Park¹, Michael Perrott²

¹Massachusetts Institute of Technology, Cambridge, MA ²SiTime, Sunnyvale, CA

Voltage-controlled oscillator (VCO) based ADCs have become a topic of great interest due to the unique and attractive signal-processing properties they offer in the design of oversampling converters. Assuming a ring-oscillator structure, the outputs of a VCO toggle between two discrete levels (V_{DD} and GND) like a CMOS digital gate, enabling simple multibit quantization using D-flip-flops. Since only one VCO output phase transitions at a given sampling instant while all others saturate to the positive/negative supply, quantization is robust to flip-flop voltage offsets and metastability, and has guaranteed monotonicity. Furthermore, the VCO behaves as a CT integrator in that its output phase is proportional to the time integral of the applied control voltage. As long as it oscillates, the VCO output phase accumulates endlessly, implying that it is also an integrator with infinite DC gain.

However, the nonlinearity in the VCO's voltage-to-frequency ($K_{\rm v}$) transfer characteristic seriously limits the resolution of VCO-based ADCs (Fig. 9.5.1, top). In all prior published work, the VCO output frequency is the desired output variable due to its proportional relationship with the input signal. Therefore, exercising the full DR of these converters requires the input signal to span the entire nonlinear $K_{\rm v}$ transfer characteristic, incurring harmonic distortion and limiting resolution to less than 8 ENOB [1]. While the circuit in [2] improves distortion performance by placing a high-gain filter before the VCO and employing negative feedback, $K_{\rm v}$ nonlinearity still limits resolution to less than 11 ENOB in a 20MHz bandwidth.

In this paper we demonstrate a new technique that eliminates the impact of K_{ν} nonlinearity by preserving the integral relationship of the VCO output phase to the input signal (Fig. 9.5.1, bottom). Leveraging the VCO output phase directly precludes the need to span the entire nonlinear K_{ν} characteristic since small perturbations (in the range of 10s of mV) at the tuning node are sufficient to shift the VCO phase by a substantial amount. Since an open-loop VCO is sensitive to frequency offsets and drift, and easily saturates its phase detector for large input signals, some form of negative feedback is necessary. Here, a multibit DAC subtracts the previously quantized phase value from the VCO input, creating a residue that is integrated during the next clock cycle. This feedback loop not only allows large signals to drive the VCO without incurring distortion from K_{ν} nonlinearity, but also it is a $1^{\rm st}$ -order CT $\Delta\Sigma$ ADC loop, and it therefore $1^{\rm st}$ -order shapes quantization noise.

Although this simple 1st-order architecture is largely free of distortion from K_v nonlinearity, a higher-order quantization noise-shaping filter is needed to achieve >11 ENOB resolution in a 20MHz bandwidth. To that end, a 4th-order architecture that requires only 3 opamps (a 4th integration is performed by the VCO) with a 900MHz sampling rate (OSR=22.5) and a 4b quantizer/DAC, is chosen (Fig. 9.5.2). A feedback loop delay compensation scheme similar to the one reported in [3] is adopted here. But since the quantizer can only be stimulated by the integrated voltage-to-phase signal, the compensation is implemented using a digital 1st-order difference circuit (to cancel the integration) and an RZ DAC. The highly digital nature of the VCO integrator/quantizer is observed in Fig. 9.5.3. The VCO delay element is based on a current-starved inverter, and enables pseudo-differential control as well as frequency and K_v tuning to cover process variations. A sense-amplifier flip-flop (popular in digital memory designs) quantizes the VCO output phase. Phase detection and 1st-order difference computation are achieved using static CMOS XOR gates and TSPC flip-flops.

Opamp-RC integrators are chosen for their linearity and ability to drive resistive loads. A modified nested-Miller topology [4] is implemented, and achieves moderate gain (>60dB) and wide unity-gain bandwidth (>3GHz) for fast set-

tling. Since its noise appears directly at the input, the 1st opamp consumes the most current (15mA), while the 2^{nd} and 3^{rd} opamps consume half as much. Each integrator includes a fixed capacitance and a 5b binary-weighted capacitor bank to enable tuning over the combined RC process variation of $\pm 40\%$.

Current-steering NRZ and RZ DACs are implemented for their fast switching speeds. Unit-element mismatch errors in the main NRZ feedback DAC appear directly at the input of the converter and can seriously degrade SNDR. Errors from the minor-loop NRZ and RZ DACs are suppressed by the preceding loop filter gain, but can still limit performance when >11 ENOB resolution is desired. Therefore, DEM must be performed on all feedback DACs, as indicated by the shaded regions in the system schematic of Fig. 9.5.2. Fortunately, it is shown in [5] that when a ring VCO's quantized output phases are 1st-order differenced, a thermometer code is generated that is equivalent to a 1st-order dynamic-weighted-averaging (DWA) sequence. Consequently, if these thermometer bits are tied directly to the RZ DAC unit elements, then the DAC mismatch is 1st-order shaped (Fig. 9.5.4, top). DWA need only be explicitly performed on the undifferentiated thermometer code that drives the NRZ DACs, a computation that has a full sample period to complete (Fig. 9.5.4, bottom).

The architecture in Fig. 9.5.3 is fabricated in a 0.13µm CMOS process, occupying an active area of 0.45mm² (Fig. 9.5.7) and dissipating 87mW from a 1.5V supply, with the analog and digital supplies drawing roughly 46mA and 12mA, respectively. Simulations indicate that the DWA logic consumes more than 75% of the digital power due to the use of current-mode logic to meet timing margins, with the VCO phase quantizer flip-flops and clock generation/distribution circuits comprising the remainder. The SNR and SNDR versus input amplitude curves (Fig. 9.5.5) are calculated over a 20MHz input bandwidth. For a 2MHz -2.4dBFS input tone, the ADC achieves a peak SNR of 81.2dB, and a peak SNDR of 78.1dB (12.7 ENOB, FOM ~330 fJ/conversion-step). A table summarizing the ADC performance is shown in Fig. 9.5.6.

An FFT of the ADC output with a 2MHz input signal at -2.4dBFS is shown in Fig. 9.5.5. The peak SNR is 3dB lower than anticipated due to a slight increase in the noise floor in the 5-to-20MHz range, and the peak SNDR is 3dB lower than the peak SNR due to the presence of even and odd-order distortion tones (present even with no input power). Simulations suggest that these errors are caused by mismatches in the main NRZ DAC unit-element currents and switching transients (ISI). Varying the DAC switch buffer's voltage supply provides evidence of ISI, as perturbing the supply worsens in-band distortion due to larger clock/data charge injection and slower switching transients. While results indicate that SNDR is improved with better matching and a lower-ISI DAC structure, they more importantly demonstrate that the architecture is robust to K_{ν} nonlinearity, and that the VCO-based ADC is viable for high-performance (\geq 12 ENOB, 20MHz bandwidth) applications.

References:

- [1] M. Hovin et al., "Delta-Sigma Modulators Using Frequency-Modulated Intermediate Values," *IEEE J. Solid-State Circuits*, vol. 32, no. 1, pp. 13-22, Jan. 1997.
- [2] M.Z. Straayer and M.H. Perrott, "A 12-bit 10-MHz Bandwidth, Continuous-Time Sigma-Delta ADC With a 5-bit, 950-MS/S VCO-Based Quantizer," *IEEE J. Solid-State Circuits*, vol. 43, no. 4, pp. 805-814, Apr. 2008.
- [3] S. Yan and E. Sanchez-Sinencio, "A Continuous-Time Modulator with 88-dB Dynamic Range and 1.1-MHz Signal Bandwidth," *IEEE J. of Solid-State Circuits*, vol. 39, no. 1, pp. 75-86, Jan. 2004.
- [4] G.Mitteregger et al., "A 20 mW 640-MHz CMOS Continuous-Time Sigma-Delta ADC with 20-MHz Signal Bandwidth, 80-dB Dynamic Range, and 12-bit ENOB," *IEEE J. Solid-State Circuits*, vol. 41, no. 12, pp. 2641-2649, Dec. 2006.
- [5] M. Miller, Multi-Bit Continuous-Time Sigma-Delta ADC, U.S. Patent 6,700,520, Mar. 2, 2004.

ISSCC 2009 / February 10, 2009 / 10:45 AM




Figure 9.5.1: Block diagrams of previously reported voltage-to-frequency VCO-based

Figure 9.5.2: 4th-order CT $\Delta\Sigma$ VCO-based ADC schematic. The 4th integration is performed by the VCO integrator, and hence only 3 opamps are used.




Figure 9.5.3: 3b example of the VCO integrator and quantizer circuitry, associated phase detector and 1st-order difference logic.




Figure 9.5.4: Implicit DWA from VCO quantization and differentiation (top), and explicit DWA implementation (bottom).




Figure	9.5.5:	Measured	SNDR/SNR	over a	20MHz	bandwidth	while	sweeping	input
amplitu	de (lef	t), and a 1	0,000-point	FFT for	a 2MHz	-2.4dBFS in	iput to	ne (right).	

Specification	Value	
Sampling Frequency	900MHz	
Input Bandwidth	20MHz	
Peak SNR	81.2dB	
Peak SNDR	78.1dB	
Analog Power	69mW (1.5V)	
Digital Power	18mW (1.5V)	
$FOM = power/(2*BW*2^{ENOB})$	330fJ/conv.	
Active Area	0.45mm ²	
Taahnalaay	0.12um IDM CMOS	

Figure 9.5.6: Summary table of results.

ISSCC 2009 PAPER CONTINUATIONS

