

## MIT Open Access Articles

### *N-Face GaN/AlGaN HEMTs Fabricated Through Layer Transfer Technology*

The MIT Faculty has made this article openly available. **Please share**  
how this access benefits you. Your story matters.

**Citation:** Chung, J.W., E.L. Piner, and T. Palacios. "N-Face GaN/AlGaN HEMTs Fabricated Through Layer Transfer Technology." Electron Device Letters, IEEE 30.2 (2009): 113-116. © 2009 Institute of Electrical and Electronics Engineers

**As Published:** <http://dx.doi.org/10.1109/LED.2008.2010415>

**Publisher:** Institute of Electrical and Electronics Engineers

**Persistent URL:** <http://hdl.handle.net/1721.1/52727>

**Version:** Final published version: final published article, as it appeared in a journal, conference proceedings, or other formally published context

**Terms of Use:** Article is made available in accordance with the publisher's policy and may be subject to US copyright law. Please refer to the publisher's site for terms of use.



**Massachusetts Institute of Technology**

# N-Face GaN/AlGaN HEMTs Fabricated Through Layer Transfer Technology

Jinwook W. Chung, Edwin L. Piner, and Tomás Palacios, *Member, IEEE*

**Abstract**—We present a new method to fabricate N-face GaN/AlGaN high electron mobility transistors (HEMTs). These devices are extremely promising for ultrahigh frequency applications where low contact resistances and excellent carrier confinement are needed. In this letter, the N-face of a Ga-face AlGaN/GaN epilayer grown on Si(111) is exposed by removing the Si substrate. To provide mechanical support, prior to the substrate removal, the Ga-face of the wafer is bonded to a Si(100) carrier wafer. The resultant N-face GaN/AlGaN heterostructures exhibited record transport properties ( $\mu_e = 1670 \text{ cm}^2/\text{V} \cdot \text{s}$ ,  $n_s = 1.6 \times 10^{13}/\text{cm}^2$ , and  $R_{sh} = 240 \Omega/\text{sq}$ ). These excellent transport properties rendered N-face HEMTs with 30% higher maximum drain current than Ga-face HEMTs and good RF characteristics ( $f_T = 10.7 \text{ GHz} \cdot \mu\text{m}$  and  $f_{max} = 21.5 \text{ GHz} \cdot \mu\text{m}$ ), comparable to state-of-the-art Ga-face devices.

**Index Terms**—GaN, high electron mobility transistor (HEMT), hydrogen silsesquioxane (HSQ) adhesive bonding, layer transfer, N-face GaN, silicon substrate.

## I. INTRODUCTION

NITRIDE-BASED transistors are revolutionizing power electronics and high-frequency amplifiers due to the combination of high current densities (2.9 A/mm) [1], large breakdown voltages (>200 V), and high-frequency performance ( $f_T/f_{max} = 153/198 \text{ GHz}$ ) [2], [3]. Although most of the reported GaN devices have been fabricated on nitride structures grown along the c-direction (i.e., Ga-face), N-face GaN/AlGaN transistors, with their reversed polarization, have a tremendous potential to improve device performance [4], [5]. For example, a typical N-face GaN/AlGaN high electron mobility transistor (HEMT) structure has the AlGaN barrier underneath the GaN channel, opposite to what is common in Ga-face devices. This structure provides a natural back-barrier to the channel electrons when the transistor is biased near pinch-off, improving carrier confinement particularly in deep submicrometer devices. In addition, ohmic contact resistances can be reduced in N-face HEMTs, where the ohmic metals are deposited on the GaN layer instead of on the AlGaN. The narrower

bandgap of GaN minimizes the potential barriers to the electron flow in N-face HEMTs. Recently, Nidhi *et al.* have demonstrated ohmic contacts of  $0.1 \Omega \cdot \text{mm}$  for N-face AlGaN/GaN HEMT structures, which is better than Ga-face ohmic contacts ( $0.3\text{--}0.5 \Omega \cdot \text{mm}$ ) [6]. Finally, the AlGaN-free surface of N-face structures maximizes the activation yield in Si-implanted GaN. In Ga-face AlGaN/GaN structures, the activation yield of Si-implanted dopants in the top AlGaN barrier is extremely low, which increases the difficulty of fabricating ultralow contact resistances [7]. On N-face samples, on the other hand, the top layer is the GaN channel, where the activation yield is very high [8].

In spite of their very high potential, the performance of N-face devices is still lower than in Ga-face devices due to their inferior material quality and technology. Although N-face devices have been successfully grown by molecular beam epitaxy [4] and, recently, by metal–organic chemical vapor deposition (MOCVD) [9], the growth of N-face nitrides is much more challenging than the growth of the more stable Ga-face structure. For example, the growth of N-face GaN films is more sensitive to process conditions and often exhibits pyramidal hexagonal facets leading to rough surfaces [10], [11].

In this letter, we present a new method to fabricate N-face GaN/AlGaN HEMTs based on the substrate removal of a Ga-face AlGaN/GaN layer grown on a Si(111) substrate to expose the N-face surface. To provide mechanical support to the GaN epilayer after the substrate removal, the wafer is bonded through the Ga-face of the nitride epilayer to a Si(100) carrier wafer. After the wafer bonding process, the original Si(111) substrate is etched through a dry etching technique. This new technology exposes the N-face of the GaN wafer without degrading its original superior quality. By using this layer transfer technology, N-face GaN epilayers with record transport properties as well as HEMTs with good dc and RF performances are demonstrated.

## II. DEVICE FABRICATION

The fabrication process of N-face GaN structures starts with the growth of state-of-the-art Ga-face AlGaN/GaN HEMT structures on Si(111) substrates by MOCVD at Nitronex Corporation [12]. In these samples, the AlGaN barrier had a total thickness of 175 Å and an Al composition of 26%, as determined by Hg-probe CV and photoluminescence, respectively. The structure is finished with a 20-Å-thin unintentionally doped GaN cap layer. A 2DEG carrier density ( $n_s$ ) and electron mobility ( $\mu_e$ ) of  $1 \times 10^{13}/\text{cm}^2$  and  $1600 \text{ cm}^2/\text{V} \cdot \text{s}$ , respectively, were measured at room temperature.

Manuscript received September 1, 2008; revised November 16, 2008. First published December 22, 2008; current version published January 28, 2009. This work was supported in part by the ONR MINE MURI Program monitored by Dr. Dietrich and Dr. Maki, by the Deshpande Center, and by the Microsystems Technology Laboratories at MIT. The work of J. W. Chung was supported by the Korea Foundation for Advanced Studies. The review of this letter was arranged by Editor G. Meneghesso.

J. W. Chung and T. Palacios are with the Microsystems Technology Laboratories, Massachusetts Institute of Technology, Cambridge, MA 02139 USA (e-mail: wilchung@mit.edu).

E. L. Piner is with Nitronex Corporation, Durham, NC 27703 USA.

Color versions of one or more of the figures in this letter are available online at <http://ieeexplore.ieee.org>.

Digital Object Identifier 10.1109/LED.2008.2010415




Fig. 1. Main processing steps of the layer transfer technology described in this letter. A thin GaN epitaxial layer ( $\sim 2 \mu\text{m}$ ) is transferred from the Si(111) to Si(100) substrate reversing its face from Ga- to N-face. Spin-coated HSQ is utilized for the adhesive bonding, and SF<sub>6</sub>-based plasma is used to selectively etch the Si(111) substrate. It should be noted that other substrates, such as SiC and sapphire, can be used as carrier wafers.




Fig. 2. Scanning electron micrograph of the cross section of an AlGaN/GaN layer transferred to a Si(100) carrier wafer. False color has been added in the inset to highlight the HSQ interlayer in the structure. Although the thickness of the HSQ layer after spin coating is 1000 Å, the thickness decreases to 600 Å by the end of the bonding process.

To have access to the N-face of these samples, we have developed the layer transfer technology shown in Fig. 1. First, the Ga-face surface is bonded to a Si(100) carrier wafer by using a hydrogen silsesquioxane (HSQ) (XR-1541, Dow Corning Corporation) interlayer. HSQ is a flowable oxide with excellent thermal stability, which stands the high thermal budget ( $\sim 900^\circ\text{C}$ ) required during the processing of GaN transistors. The HSQ film is spin coated on the Si(100) carrier wafer to a thickness of about 1000 Å and baked sequentially on hot plates at 150 °C and 200 °C for 1 min each. Then, the HSQ-coated Si(100) substrate is attached to the Ga-face of the as-grown AlGaN/GaN layer and thermally compressed at 400 °C for an hour. The elevated temperature hardens the HSQ layer and forms an extremely stable bond between the GaN wafer and the Si carrier wafer. After the wafer bonding, the original Si(111) substrate is completely removed by dry etching in a deep reactive ion etch system (Surface Technology Systems Multiplex Inductively Coupled Plasma system) using an SF<sub>6</sub>-based plasma. The GaN buffer is an effective etch-stop layer for the SF<sub>6</sub> plasma etch, and a smooth N-face GaN surface ( $R_{\text{rms}} = 2 \sim 3 \text{ nm}$ ) is obtained at the end of the etch. Fig. 2 shows a scanning electron micrograph of the AlGaN/GaN layer transferred to the Si(100) substrate. The N-face GaN epilayer is then etched to the desired thickness by using an electron cyclotron resonance reactive ion etching (ECR-RIE) with a

Cl<sub>2</sub>/BCl<sub>3</sub> gas mixture. At least 1  $\mu\text{m}$  etch is desirable to completely remove the nucleation layer and reach the high-quality GaN buffer layer. Very low etch rates ( $\sim 1 \text{ \AA/s}$ ) are required to assure a smooth surface. The total remaining thickness in the GaN epilayer was measured with an optical interferometer (NanoSpec).

N-face GaN/AlGaN structures fabricated through the layer transfer technology described previously have been used in the fabrication of N-face HEMTs. In these samples, the distance between the N-face surface and the 2DEG was reduced to 1000 Å by ECR-RIE. A Ti/Al/Ni/Au multilayer (20/100/25/50 nm) was deposited for the ohmic contacts and annealed at 870 °C for 30 s in a N<sub>2</sub> atmosphere. Then, Cl<sub>2</sub>/BCl<sub>3</sub> plasma was used for the mesa isolation. Finally, a 2.2- $\mu\text{m}$ -length gate is defined by photolithography, and a Ni/Au/Ni metallization was deposited for the Schottky gate contact. As a reference, standard Ga-face HEMTs were fabricated on the same material prior to the substrate transfer.

### III. RESULTS AND DISCUSSION

The effect of the GaN buffer thickness on the electron transport of N-face material was evaluated by four-point van der Pauw Hall measurements. Fig. 3 shows the measured values of electron mobility ( $\mu_e$ ), electron density ( $n_s$ ), and sheet resistance ( $R_{\text{sh}}$ ) at room temperature as a function of the remaining GaN buffer thickness. As shown in Fig. 3, no significant variation was observed in any of these electrical properties with the buffer thickness. However, while the electron mobility in the N-face material was almost the same than in the Ga-face reference ( $\mu_e = 1670 \text{ cm}^2/\text{V} \cdot \text{s}$  in N-face versus  $\mu_e = 1600 \text{ cm}^2/\text{V} \cdot \text{s}$  in Ga-face), the sheet electron density increased by 60% in the N-face material with respect to Ga-face material ( $n_s = 1.6 \times 10^3 \text{ cm}^{-2}$  in N-face versus  $n_s = 1.0 \times 10^3 \text{ cm}^{-2}$  in Ga-face). The change in the surface Fermi level pinning when the N-face surface is exposed, and possible piezoelectric charges induced by relaxing strain after the Si(111) removal are believed to be partly responsible for this improvement although additional experiments are needed to fully confirm their effect. The increased  $n_s$  in the N-face material is responsible for a 50% decrease in the sheet resistance, down to  $R_{\text{sh}} = 240 \Omega/\text{sq}$ . To the best of our knowledge, this sheet resistance is the lowest sheet resistance reported in AlGaN/GaN material systems.




Fig. 3. Electron mobility ( $\mu_e$ ), 2DEG density ( $n_s$ ), and sheet resistance ( $R_{sh}$ ) of N-face GaN as a function of the distance between N-face surface and 2DEG channel. All these parameters were estimated by room-temperature Hall measurement. A record  $R_{sh}$  of 240  $\Omega/\text{sq}$  was also confirmed by transfer method.




Fig. 4. DC current–voltage characteristics of (red solid line) N-face and (blue dashed line) Ga-face HEMTs with a gate length ( $L_G$ ) of 2.2  $\mu\text{m}$ . The schematic of the final N-face device structure is shown in the inset. Almost 30% higher maximum current at  $V_G = 1 \text{ V}$  is achieved in N-face HEMTs due to the higher carrier density. The high on-resistance ( $R_{on}$ ) and lower transconductance ( $g_m$ ) in N-face HEMTs are due to unoptimized ohmic contacts and large surface-to-channel distance, respectively.

Fig. 4 shows a comparison of the drain current versus drain voltage characteristics of a HEMT fabricated on the N-face GaN/AlGaN structure described previously and a standard HEMT fabricated on the Ga-face of the same material. The maximum current in the N-face device is almost 30% higher than in the Ga-face device. This improvement is mainly due to the higher charge density in the N-face device as previously described. The fabricated N-face HEMTs showed a high contact resistance ( $R_c = 1.5 \Omega \cdot \text{mm}$ ) due to the use of an unoptimized metal stack and annealing temperature, as well as due to the larger surface-to-channel distance (1000  $\text{\AA}$ ) when compared to the Ga-face transistor (195  $\text{\AA}$ ) which also reduces the transconductance ( $g_m = 50 \text{ mS/mm}$ ). In addition, we also

found a softer pinch-off in the N-face device due to the higher gate leakage current. Other groups have also reported a higher gate leakage in N-face transistors due to the low barrier height of Schottky contacts on GaN [4]. We are currently developing a gate dielectric technology to reduce this gate leakage. The source access resistance ( $R_s$ ) was estimated to be  $\sim 1.8 \Omega \cdot \text{mm}$  in a device with a source-gate distance of 1.6  $\mu\text{m}$ .

The small-signal high-frequency characteristics of the N-face HEMT were also characterized. A normalized unity current gain cutoff frequency ( $f_T$ ) of 10.7  $\text{GHz} \cdot \mu\text{m}$  and power gain cutoff frequency ( $f_{max}$ ) of 21.5  $\text{GHz} \cdot \mu\text{m}$  were measured in long-gate-length devices ( $2.2 \times 150 \mu\text{m}^2$ ). These values are comparable to the RF performance of state-of-the-art Ga-face GaN HEMTs ( $f_T = 12.4 \text{ GHz} \cdot \mu\text{m}$  and  $f_{max} = 23 \text{ GHz} \cdot \mu\text{m}$ ) [3]. It should be highlighted, however, that there is still room for improvement in these new N-face devices since these initial results are based on unoptimized device geometry (i.e., a large surface-to-channel distance and source-to-drain spacing, a long gate length, unoptimized ohmic contacts, etc).

#### IV. CONCLUSION

We have successfully fabricated N-face GaN from state-of-the-art Ga-face material by using a new substrate removal and layer transfer technology. This technology has allowed us to have N-face nitride materials grown along Ga-face. Record transport properties have been achieved in N-face AlGaN/GaN structures. Also, the resultant HEMTs have demonstrated good dc and RF performance, showing its huge potential for future high-speed applications.

#### REFERENCES

- [1] Y. Cao, T. Zimmermann, D. Deen, J. Simon, J. Bean, N. Su, J. Zhang, P. Fay, H. Xing, and D. Jena, "Ultrathin MBE-grown AlN/GaN HEMTs with record high current densities," in *Proc. ISDRS*, Dec. 2007, pp. 1–2.
- [2] L. Shen, T. Palacios, C. Poblenz, A. Corrion, A. Chakraborty, N. Fichtenbaum, S. Keller, S. P. DenBaars, J. S. Speck, and U. K. Mishra, "Unpassivated high power deeply recessed GaN HEMTs with fluorine-plasma surface treatment," *IEEE Electron Device Lett.*, vol. 27, no. 4, pp. 214–216, Apr. 2006.
- [3] T. Palacios, A. Chakraborty, S. Heikman, S. Keller, S. P. DenBaars, and U. K. Mishra, "AlGaN/GaN high electron mobility transistors with InGaN back-barriers," *IEEE Electron Device Lett.*, vol. 27, no. 1, pp. 13–15, Jan. 2006.
- [4] S. Rajan, A. Chini, M. H. Wong, J. S. Speck, and U. K. Mishra, "N-polar GaN/AlGaN/GaN high electron mobility transistors," *J. Appl. Phys.*, vol. 102, no. 4, p. 044501, Aug. 2007.
- [5] M. H. Wong, S. Rajan, R. M. Chu, T. Palacios, C. S. Suh, L. S. McCarthy, S. Keller, J. S. Speck, and U. K. Mishra, "N-face high electron mobility transistors with a GaN-spacer," *Phys. Stat. Sol. (a)*, vol. 204, no. 6, pp. 2049–2053, May 2007.
- [6] N. Nidhi, D. Brown, S. Keller, and U. Mishra, "Optimization of ohmic contact through AlGaN etch stop for N-polar AlGaN/GaN HEMT structures," in *Proc. Int. Workshop Nitride Semicond.*, Montreux, Switzerland, Oct. 6–10, 2008.
- [7] F. Recht, L. McCarthy, S. Rajan, A. Chakraborty, C. Poblenz, A. Corrion, J. S. Speck, and U. K. Mishra, "Nonalloyed ohmic contacts in AlGaN/GaN HEMTs by ion implantation with reduced activation annealing temperature," *IEEE Electron Device Lett.*, vol. 27, no. 4, pp. 205–207, Apr. 2006.
- [8] X. A. Cao, R. Abernathy, R. K. Singh, S. J. Pearton, M. Fu, V. Sarvepalli, J. A. Sekhar, and J. C. Zolper, "Ultrahigh Si<sup>+</sup> implant activation efficiency in GaN using a high-temperature rapid thermal process system," *Appl. Phys. Lett.*, vol. 73, no. 2, pp. 229–231, Jul. 1998.

- [9] S. Keller, C. S. Suh, Z. Chen, R. Chu, S. Rajan, N. A. Fichtenbaum, M. Furukawa, S. P. DenBaars, J. S. Speck, and U. K. Mishra, "Properties of N-polar AlGaN/GaN heterostructures and field effect transistors grown by metalorganic chemical vapor deposition," *J. Appl. Phys.*, vol. 103, no. 3, p. 033 708, Feb. 2008.
- [10] E. Monroy, E. Sarigiannidou, F. Fossard, N. Gogneau, E. Bellet-Amalric, J.-L. Rouvière, S. Monnoye, H. Mank, and B. Daudin, "Growth kinetics of N-face polarity GaN by plasma-assisted molecular-beam epitaxy," *Appl. Phys. Lett.*, vol. 84, no. 18, pp. 3684–3686, May 2004.
- [11] M. Sumiya, K. Yoshimura, T. Ito, K. Ohtsuka, S. Fuke, K. Mizuno, M. Yoshimoto, H. Koinuma, A. Ohtomo, and M. Kawasaki, "Growth mode and surface morphology of a GaN film deposited along the N-face polar direction on c-plane sapphire substrate," *J. Appl. Phys.*, vol. 88, no. 2, pp. 1158–1165, Jul. 2000.
- [12] P. Rajagopal, T. Gehrke, J. C. Roberts, J. D. Brown, T. W. Weeks, E. L. Piner, and K. J. Linthicum, "Large-area, device quality GaN on Si using a novel transition layer scheme," *Mater. Res. Soc. Symp. Proc.*, vol. 743, pp. 3–8, 2003.