

Lecture 33 - The "Short" Metal-Oxide-Semiconductor Field-Effect Transistor (*cont.*)

November 22, 2002

Contents:

1. MOSFET scaling (*cont.*)
2. Evolution of MOSFET design

Key questions

- How has MOSFET scaling been taking place?
- Are there fundamental limits to MOSFET scaling?
- How far will MOSFET scaling go?

1. Scaling (*cont.*)

Scaling goal: *extract maximum performance from each generation* (maximize I_{on}), for a given amount of:

- short-channel effects (DIBL), *and*
- off-current

To preserve *electrostatic integrity*, scaling has proceeded in a harmonious way: L (\downarrow), W (\downarrow), x_{ox} (\downarrow), N_A (\uparrow), x_j (\downarrow), and V_{DD} (\downarrow).






Illustration of key trade-offs:

- I_{on} vs. I_{off}



- I_{on} vs. $DIBL$



□ **Limits to scaling**

Chip Progress □

Forecast to Hit □

A Big Barrier □


□

Scientists Seeing Limits □
to Miniaturization


The New York Times (Oct. 9, 1999)

Four kinds of limits:

- Thermodynamics: doping concentration in source and drain
- Physics: tunneling through gate oxide
- Statistics: statistical fluctuation of body doping
- Economics: factory cost



□ Economics: factory cost also follows Moore's law!



New factories cost well in excess of \$1B!

□ Physics: tunneling through gate oxide (most severe limit)

- Oxide's thickness limit when:

$$I_{gate} \simeq I_{off} \text{ @ } V_{DD} \simeq 1 \text{ V, } T_{oper} (\simeq 100^\circ\text{C})$$

- Translates to limiting gate current:

$$I_{gate}(25^\circ\text{C}) \simeq 100 \text{ pA}$$

- Limiting gate current density:

$$A \simeq 0.1 \mu\text{m} \times 0.1 \mu\text{m} = 10^{-10} \text{ cm}^2 \Rightarrow J_{gate}(25^\circ\text{C}) \simeq 1 \text{ A/cm}^2$$

- Limiting $x_{ox} \simeq 1.6 \text{ nm} \Rightarrow L \sim 35 - 50 \text{ nm}$
- Solution: *high-dielectric constant gate insulator*

Current wisdom for limiting bulk CMOS (with nitrated gate oxides):

$$x_{ox} \simeq 1.2 \text{ nm} \Rightarrow L_{eff} \sim 25 - 35 \text{ nm}$$

but... unclear if industry will do it (there are better options).

□ What does this mean?

Arno Penzias [1997]: *"We can look forward to a million-fold increase in the power of microelectronics"*.

10X transistor size reduction \Rightarrow

\Rightarrow 100X device density

\Rightarrow 100X circuit speed


\Rightarrow 100X surprise

□ To go beyond this, need:

- new device architecture (SOI, double gate) to improve electrostatic integrity, or
- new materials (strained Si) to squeeze improved performance out of existing device architecture

2. Evolution of MOSFET design

- PMOS with metal gate:



circa~early 70's

$$L \sim 20 \mu m$$


$$x_{ox} \sim 1000 \text{ \AA}$$

$$x_j \sim 3 \mu m$$

$$V_{DD} = 12 V$$

Main point: Na^+ contamination made NMOS devices to have too negative a threshold voltage

- NMOS with metal gate:



circa~1975

$L \sim 15 \mu m$


$x_{ox} \sim 600 \text{ \AA}$

$x_j \sim 2 \mu m$

$V_{DD} = 12 V$

Main point: with Na^+ contamination under control, NMOS devices became possible (higher performance).

- CMOS with self-aligned polySi gate:



circa~1980

$L \sim 2 \mu m$


$x_{ox} \sim 400 \text{ \AA}$

$x_j \sim 1 \mu m$

$V_{DD} = 5 V$

Main point: self-aligned process allows tighter overlap between gate and n^+ regions and results in lower parasitic capacitance.

- Lightly-doped drain MOSFET (LDD-MOSFET):



circa~1985

$L \sim 0.75 \mu m$


$x_{ox} \sim 200 \text{ \AA}$

$x_j \sim 0.2 \mu m$

$V_{DD} = 5 V$

Main point: lightly-doped n-region on drain side reduces electric field there and allows a high V_{DD} to be used.

- Salicide (self-aligned silicide) MOSFET:



circa~1989

$L \sim 0.4 \mu m$


$x_{ox} \sim 125 \text{ \AA}$

$x_j \sim 0.15 \mu m$

$V_{DD} = 3.3 V$

Main point: salicided gate, source and drain reduces all parasitic resistances.

- MOSFET with p-pocket or halo implants:



circa~1994

$L \sim 0.15 \mu m$


$x_{ox} \sim 60 \text{ \AA}$

$x_j \sim 0.08 \mu m$

$V_{DD} = 2.5 V$

Main point: p^+ pockets control short-channel effects.

- Sub-0.1 μm MOSFET:



circa~late 90's (manufacturing in early 00's)

$$L < 0.1 \mu m$$


$$x_{ox} \sim 30 \text{ \AA}$$

$$x_j \sim 0.06 \mu m$$


$$V_{DD} = 0.8 - 1.5 V$$

Main point: p⁺-super-steep retrograde body doping controls short-channel effects while preserving high mobility.

New device architecture: Silicon-on-Insulator (SOI)



*Schematic of nFET on SOI and equivalent devices.
Adapted from Shahidi et al., Proc. ISSCC, 1999 (426).*




*Power vs. Frequency
Adapted from Shahidi et al., Proc. ISSCC, 1999 (426).*

A number of issues associated with existence of buried oxide:

- reduced junction capacitance
- floating body: kink effect, extra drive ($V_{BS} > 0$ during switching)
- increased thermal resistance

New device architecture: Dual-gate MOSFET



Key conclusions

- MOSFET scaling has taken place in a harmonious way with all dimensions and voltage scaling down.
- *The end of conventional MOSFET scaling is close!* Biggest barrier to MOSFET scaling is gate oxide leakage: need new gate dielectric with higher dielectric constant.
- To improve electrostatic integrity with limited oxide scaling: SOI, double gate designs.