


Need to restart instruction.


Address Translation in CPU Pipeline




TLB miss? Page Fault? Protection violation? TLB miss? Page fault? Protection violation?

- Need restartable exception on page fault/protection violation for software handler
- Either hardware or software TLB refill on TLB miss
- Coping with the additional latency of a TLB:
 - slow down the clock
 - pipeline the TLB and cache access
 - virtual address caches
 - parallel TLB/cache access

Virtual Address Caches




place the cache before the TLB



- + one-step process in case of a hit
- cache needs to be flushed on a context switch unless address space identifiers (ASIDs) included in tags
- aliasing problems due to the sharing of pages

Aliasing in Virtual-Address Caches

Tag



VA₁ 1st Copy of Data at PA

VA₂ 2nd Copy of Data at PA

Data

Two virtual pages share one physical page

Virtual cache can have two copies of same physical data. Writes to one copy not visible to reads of other!


General Solution: Disallow aliases to coexist in cache

Software (i.e., OS) solution for direct-mapped cache:

VAs of shared pages must agree in cache index bits; this ensures all VAs accessing same PA will conflict in direct-mapped cache (early SPARCs)


5

Two processes sharing the same file, Map the same memory segment to different Parts of their address space.




Tag comparison is made after both accesses are completed

Cases: L + b = k, L + b < k, L + b > k




Consider 4-Kbyte pages and caches with 32-byte blocks 32-Kbyte cache $\Rightarrow 2^a = 8$

4-Mbyte cache
$$\Rightarrow$$
 2^a = 1024 *No!*




If they differ in the lower 'a' bits alone, and share a physical page.


Second Level Cache



Usually a common L2 cache backs up both Instruction and Data L1 caches

L2 is "inclusive" of both Instruction and Data caches





Page Fault Handler

When the referenced page is not in DRAM:

- The missing page is located (or created)
- It is brought in from disk, and page table is updated (A different job may start running on the CPU while the first job waits for the requested page to be read from disk)
- If no free pages are left, a page is swapped out
 Pseudo-LRU replacement policy


Since it takes a long time to transfer a page (μ secs), page faults are handled completely in software by the operating system

Untranslated addressing mode is essential to allow kernel to access page tables

12

Deleted pseudo-LRU policy here. Pseudo-LRU means You can't afford to do the real thing.

Essentially has 1 bit to indicate if a page has been recently used Or not. A round-robin policy is used to find the first page with a value of 0.




What is the worst thing you can do with respect to storing page tables? Storing page table on disk for whose entries point to phys. Mem.

Atlas Revisited

- One PAR for each physical page
- PAR's contain the VPN's of the pages resident in primary memory


Advantage: The size is proportional to the size of the primary memory

What is the disadvantage?




14


Good old Atlas which had all the ideas (Was an improvement on most of its successors.)




Global System Address Space




- Level A maps users' address spaces into the global space providing privacy, protection, sharing etc.
- Level B provides demand-paging for the large global system address space
- Level A and Level B translations may be kept in separate TLB's





Interrupts: altering the normal flow of control



An external or internal event that needs to be processed by another (system) program. The event is usually unexpected or rare from program's point of view.

Causes of Interrupts

An interrupt is an *event* that requests the attention of the processor

Asynchronous: an external event

- input/output device service-request
- timer expiration
- power disruptions, hardware failure

Synchronous: an internal event (a.k.a exceptions)

- undefined opcode, privileged instruction
- arithmetic overflow, FPU exception
- misaligned memory access
- virtual memory exceptions: page faults,
 TLB misses, protection violations
- traps: system calls, e.g., jumps into kernel

Asynchronous Interrupts: invoking the interrupt handler

An I/O device requests attention by asserting one of the *prioritized interrupt request lines*

When the processor decides to process the interrupt

- it stops the current program at instruction I_i, completing all the instructions up to I_{i-1} (precise interrupt)
- it saves the PC of instruction I_i in a special register (EPC)
- disables interrupts and transfers control to a designated interrupt handler running in kernel mode

Interrupt Handler

To allow nested interrupts, EPC is saved before enabling interrupts ⇒

- need an instruction to move EPC into GPRs
- need a way to mask further interrupts at least until EPC can be saved

A status register indicates the cause of the interrupt - it must be visible to an interrupt handler

The return from an interrupt handler is a simple indirect jump but usually involves

- enabling interrupts
- restoring the processor to the user mode
- restoring hardware status and control state
- ⇒ a special return-from-exception instruction (RFE)

Synchronous Interrupts


A synchronous interrupt (exception) is caused by a *particular instruction*

In general, the instruction cannot be completed and needs to be *restarted* after the exception has been handled


requires undoing the effect of one or more partially executed instructions

In case of a trap (system call), the instruction is considered to have been completed

a special jump instruction involving a change to privileged kernel mode



Page 24



Exception Handling (5-Stage Pipeline)

- Hold exception flags in pipeline until commit point (M stage)
- Exceptions in earlier pipe stages override later exceptions for a given instruction
- Inject external interrupts at commit point (override others)
- If exception at commit: update Cause and EPC registers, kill all stages, inject handler PC into fetch stage

Virtual Memory Use Today

- · Desktops/servers have full demand-paged virtual memory
 - Portability between machines with different memory sizes
 - Protection between multiple users or multiple tasks
 - Share small physical memory among active tasks
 - Simplifies implementation of some OS features
- Vector supercomputers have translation and protection but not demand-paging (Crays: base&bound, Japanese: pages)
 - Don't waste expensive CPU time thrashing to disk (make jobs fit in memory)
 - Mostly run in batch mode (run set of jobs that fits in memory)
 - More difficult to implement restartable vector instructions
- Most embedded processors and DSPs provide physical addressing only
 - Can't afford area/speed/power budget for virtual memory support
 - Often there is no secondary storage to swap to!
 - Programs custom written for particular memory configuration in product
 - Difficult to implement restartable instructions for exposed architectures27