Asanovic/Devadas Spring 2002 6.823



## Microprogramming

#### Krste Asanovic Laboratory for Computer Science Massachusetts Institute of Technology



## **Instruction Set Architecture (ISA) versus Implementation**

### □ ISA is the hardware/software interface

- Defines set of programmer visible state
- Defines instruction format (bit encoding) and instruction semantics
- Examples: DLX, x86, IBM 360, JVM

### □ Many possible implementations of one ISA

- 360 implementations: model 30 (c. 1964), z900 (c. 2001)
- x86 implementations: 8086 (c. 1978), 80186, 286, 386, 486, Pentium, Pentium Pro, Pentium-4 (c. 2000), AMD Athlon, Transmeta Crusoe, SoftPC
- DLX implementations: microcoded, pipelined, superscalar
- JVM: HotSpot, PicoJava, ARM Jazelle, ...

Asanovic/Devadas Spring 2002 6.823

# ISA to Microarchitecture Mapping

# ISA often designed for particular microarchitectural style, e.g.,

- CISC ISAs designed for microcoded implementation
- RISC ISAs designed for hardwired pipelined implementation
- VLIW ISAs designed for fixed latency in-order pipelines
- JVM ISA designed for software interpreter

# But ISA can be implemented in any microarchitectural style

- Pentium-4: hardwired pipelined CISC (x86) machine (with some microcode support)
- This lecture: a microcoded RISC (DLX) machine
- Intel will probably eventually have a dynamically scheduled out-oforder VLIW (IA-64) processor
- PicoJava: A hardware JVM processor



# **Microcoded Microarchitecture**



### Asanovic/Devadas **A Bus-based Datapath for DLX**

Spring 2002

6.823



Microinstruction: register to register transfer (17 control signals)  $MA \leftarrow PC$ RegSel = PC; enReg=yes; IdMA= yes means  $B \leftarrow \text{Reg[rf2]} means$ RegSel = rf2; enReg=yes; IdB = yes



## **Instruction Execution**

**Execution of a DLX instruction involves** 

- 1. instruction fetch
- 2. decode and register fetch
- 3. ALU operation
- 4. memory operation (optional)
- 5. write back to register file (optional)

and the computation of the address of the *next instruction* 



## **Microprogram Fragments**

instr fetch:	$MA \leftarrow PC$ $IR \leftarrow Memory$ $A \leftarrow PC$ $PC \leftarrow A + 4$ dispatch on OPcode	can be > treated as a macro
ALU:	A ← Reg[rf1] B ← Reg[rf2] Reg[rf3] ← func(A,B) do instruction fetch	
ALUi:	$A \leftarrow \text{Reg[rf1]}$ $B \leftarrow \text{Imm}$ signed $\text{Reg[rf2]} \leftarrow \text{Opcode(A, do instruction fetch})$	n extention B)

Microp	orogram Fragments (cont.)	Asanovic/Devadas Spring 2002 6.823
LW:	A ← Reg[rf1]	
	B ← Imm	
	$MA \leftarrow A + B$	
	Reg[rf2] ← Memory	
	do instruction fetch	
J:	$A \leftarrow PC$	
	B ← Imm	
	$PC \leftarrow A + B$	
	do instruction fetch	
beqz:	A ← Reg[rf1]	
	If zero?(A) then go to bz-taken	
	do instruction fetch	
bz-taken:	$A \leftarrow PC$	
	B ← Imm	
	$PC \leftarrow A + B$	
	do instruction fetch	



### **DLX Microcontroller:** *first attempt*





# Microprogram in the ROM worksheet

State Op	zero?	busy	Control points n	ext-state
$\begin{array}{ccc} {\rm fetch}_0 & * \\ {\rm fetch}_1 & * \\ {\rm fetch}_1 & * \\ {\rm fetch}_2 & * \\ {\rm fetch}_3 & * \end{array}$	* * * *	* yes no * *	$MA \leftarrow PC$ $IR \leftarrow Memory$ $A \leftarrow PC$ $PC \leftarrow A + 4$	fetch₁ fetch₁ fetch₂ fetch₃ ?
ALU <sub>0</sub> * ALU <sub>1</sub> * ALU <sub>2</sub> *	* * *	* * *	A ← Reg[rf1] B ← Reg[rf2] Reg[rf3]← func(A,B)	ALU <sub>1</sub> ALU <sub>2</sub> fetch <sub>0</sub>



# Microprogram in the ROM

State Op	zero?	busy	Control points	next-state
fetch₀ *	*	*	MA ← PC	fetch₁
fetch <sub>1</sub> *	*	yes		fetch <sub>1</sub>
fetch <sub>1</sub> *	*	no	IR ← Memory	fetch <sub>2</sub>
fetch <sub>2</sub> *	*	*	A ← PC	fetch <sub>3</sub>
fetch <sub>3</sub> ALU	*	*	PC ← A + 4	
fetch <sub>3</sub> ALU	li *	*	PC ← A + 4	ALUi <sub>0</sub>
fetch <sub>3</sub> LW	*	*	PC ← A + 4	LWo
fetch <sub>3</sub> SW	*	*	PC ← A + 4	SW
fetch <sub>3</sub> J	*	*	PC ← A + 4	J
fetch <sub>3</sub> JAL	*	*	PC ← A + 4	JAL
fetch <sub>3</sub> JR	*	*	PC ← A + 4	JR
fetch <sub>3</sub> JAL	R *	*	PC ← A + 4	<b>JALR</b> <sub>0</sub>
fetch <sub>3</sub> beq	Z *	*	PC ← A + 4	beqz
				- •
ALU <sub>0</sub> *	*	*	A ← Reg[rf1]	<b>ALU</b> ₁
	*	*	B ← Reg[rf2]	
ALU <sub>2</sub> *	*	*	Reg[rf3]← func(A,B)	fetch <sub>0</sub>

# Microprogram in the ROM Cont.

Asanovic/Devadas Spring 2002 6.823

State	Ор	zero?	busy	Control points	next-state
ALUi₀	*	*	*	A ← Reg[rf1]	ALUi <sub>1</sub>
ALUi <sub>1</sub>	sEx	ct *	*	B ← sExt <sub>16</sub> (Imm)	ALUi <sub>2</sub>
<b>ALUi</b> ₁	uE>	ct *	*	B ← uExt <sub>16</sub> (Imm)	
ALUi <sub>2</sub>	*	*	*	Reg[rf3]← Op(A,B)	fetch <sub>0</sub>
J <sub>0</sub>	*	*	*	$A \leftarrow PC$	$J_1$
$J_1$	*	*	*	B ← sExt <sub>26</sub> (Imm)	$J_2$
$J_2$	*	*	*	PC ← A+B	fetch <sub>0</sub>
beqz <sub>0</sub>	*	*	*	A ← Reg[rf1]	beqz <sub>1</sub>
beqz <sub>1</sub>	*	yes	*	$A \leftarrow PC$	beqz <sub>2</sub>
beqz <sub>1</sub>	*	no	*		fetch <sub>0</sub>
beqz <sub>2</sub>	*	*	*	B ← sExt <sub>16</sub> (Imm)	beqz <sub>3</sub>
beqz <sub>3</sub>	*	*	*	PC ← A+B	fetch <sub>0</sub>

....





## **Size of Control Store**



no. of states ≈ (4 steps per op-group ) x op-groups + common sequences

= 4 x 8 + 10 states = 42 states  

$$\Rightarrow$$
 s = 6  
ontrol ROM = 2<sup>(8+6)</sup> x 23 bits  $\approx$  48 Kbytes



## **Reducing Size of Control Store**

Control store has to be *fast*  $\Rightarrow$  *expensive* 

□ Reduce the ROM height (= address bits)

- ⇒ reduce inputs by extra external logic each input bit doubles the size of the control store
- ⇒ reduce states by grouping opcodes find common sequences of actions
- ⇒ condense input status bits combine all exceptions into one, i.e., exception/no-exception
- **Reduce the ROM width** 
  - $\Rightarrow$  restrict the next-state encoding
    - Next, Dispatch on opcode, Wait for memory, ...
  - ⇒ encode control signals (vertical microcode)



## **DLX Controller V2**





### **Jump Logic**

#### $\mu$ PCSrc = Case $\mu$ JumpTypes

next	$\Rightarrow$	μ <b>PC+1</b>
spin	$\Rightarrow$	if (busy) then μ <mark>PC</mark> else μ <mark>PC+1</mark>
fetch	$\Rightarrow$	absolute
dispatch	$\Rightarrow$	op-group
feqz	$\Rightarrow$	if (zero) then <mark>absolute</mark> else μ <mark>PC+1</mark>
fnez	$\Rightarrow$	if (zero) then μ <mark>PC+1</mark> else <mark>absolute</mark>



### Instruction Fetch & ALU: DLX-Controller-2

State	<b>Control points</b>	next-state
fetch <sub>0</sub>	$MA \leftarrow PC$	next
fetch <sub>1</sub>	IR ← Memory	spin
fetch <sub>2</sub>	$A \leftarrow PC$	next
fetch <sub>3</sub>	$PC \leftarrow A + 4$	dispatch
 ALU₀	A ← Reg[rf1]	next
	B ← Reg[rf2]	next
	Reg[rf3]← func(A,E	3) fetch
<b>ALUi</b> <sub>o</sub>	A ← Reg[rf1]	next
ALUi <sub>1</sub>	B ← sExt <sub>16</sub> (Imm)	next
ALUi <sub>2</sub>	Reg[rf3]← Op(A,B)	fetch



### Load & Store: DLX-Controller-2

State	<b>Control points</b>	next-state
L₩₀	A ← Reg[rf1]	next
LW <sub>1</sub>	B ← sExt <sub>16</sub> (Imm)	next
LW <sub>2</sub>	$MA \leftarrow A+B$	next
	Reg[rf2] ← Memory	spin
LW <sub>4</sub>		fetch
SW <sub>0</sub>	A ← Reg[rf1]	next
SW <sub>1</sub>	B ← sExt <sub>16</sub> (Imm)	next
SW <sub>2</sub>	$MA \leftarrow A+B$	next
SW <sub>3</sub>	Memory ← Reg[rf2]	spin
SW <sub>4</sub>		fetch



### Branches: DLX-Controller-2

State	<b>Control points</b>	next-state
<b>BEQZ</b> <sub>0</sub>	A ← Reg[rf1]	next
BEQZ		fnez
BEQZ <sub>2</sub>	$A \leftarrow PC$	next
BEQZ <sub>3</sub>	B ← sExt <sub>16</sub> (Imm)	next
BEQZ <sub>4</sub>	PC ← A+B	fetch
	A ← Reg[rf1]	next
BNEZ <sub>1</sub>		feqz
BNEZ <sub>2</sub>	$A \leftarrow PC$	next
BNEZ <sub>3</sub>	B ← sExt <sub>16</sub> (Imm)	next
BNEZ	PC ← A+B	fetch



### Jumps: DLX-Controller-2

State	<b>Control points</b>	next-state
J <sub>o</sub>	$A \leftarrow PC$	next
$J_1$	B ← sExt <sub>26</sub> (Imm)	next
J <sub>2</sub>	$PC \leftarrow A+B$	fetch
JR <sub>0</sub>	PC ←Reg[rf1]	fetch
JAL	$A \leftarrow PC$	next
JAL <sub>1</sub>	Reg[31] ← A	next
JAL <sub>2</sub>	B ← sExt <sub>26</sub> (Imm)	next
JAL <sub>3</sub>	$PC \leftarrow A+B$	fetch
<b>JALR</b> ₀	$A \leftarrow PC$	next
JALR	Reg[31] ← A	next
JALR <sub>2</sub>	PC ←Reg[rf1]	fetch



## **Microprogramming in IBM 360**

	M30	M40	M50	M65
Datapath width (bits)	8	16	32	64
μinst width (bits)	50	52	85	87
μcode size (K μinsts)	4	4	2.75	2.75
μstore technology	CCROS	TCROS	BCROS	BCROS
μstore cycle (ns)	750	625	500	200
memory cycle (ns)	1500	2500	2000	750
Rental fee (\$K/month)	4	7	15	35

□ Only fastest models (75 and 95) were hardwired

# Horizontal vs Vertical μCode

Asanovic/Devadas Spring 2002 6.823

Bits per µInstruction



#### **□** Horizontal µcode has longer µinstructions

- Can specify multiple parallel operations per µinstruction
- Needs fewer steps to complete each macroinstruction
- Sparser encoding ⇒ more bits

#### **Vertical** µcode has more, narrower µinstructions

- In limit, only single datapath operation per  $\mu \text{instruction}$
- µcode branches require separate µinstruction
- More steps to complete each macroinstruction
- More compact ⇒ less bits
- Nanocoding
  - Tries to combine best of horizontal and vertical µcode



# Nanocoding



- MC68000 had 17-bit µcode containing either 10-bit µjump or 9-bit nanoinstruction pointer
  - Nanoinstructions were 68 bits wide, decoded to give 196 control signals

#### Asanovic/Devadas Spring 2002 6.823 Implementing Complex Instructions



rf3 ← M[(rf1)] op (rf2) M[(rf3)] ← (rf1) op (rf2) M[(rf3)] ← M[(rf1)] op M[(rf2)] Reg-Memory-src ALU op Reg-Memory-dst ALU op Mem-Mem ALU op



### Mem-Mem ALU Instructions: DLX-Controller-2

Mem-Mem ALU op  $M[(rf3)] \leftarrow M[(rf1)]$  op M[(rf2)]

ALUMM <sub>0</sub>	MA ← Reg[rf1]	next
	A ← Memory	spin
ALUMM <sub>2</sub>	MA ← Reg[rf2]	next
	B ← Memory	spin
ALUMM <sub>4</sub>	MA ← Reg[rf3]	next
ALUMM <sub>5</sub>	Memory ← func(A,B)	spin
ALUMM <sub>6</sub>		fetch

Complex instructions usually do not require datapath modifications in a microprogrammed implementation -- only extra space for the control program

Implementing these instructions using a hardwired controller is difficult without datapath modifications



### **Microcode Emulation**

- IBM initially miscalculated importance of software compatibility when introducing 360 series
- Honeywell started effort to steal IBM 1401 customers by offering translation software ("Liberator") for Honeywell H200 series machine
- IBM retaliates with optional additional microcode for 360 series that can emulate IBM 1401 ISA, later extended for IBM 7000 series
  - one popular program on 1401 was a 650 simulator, so some customers ran many 650 programs on emulated 1401s (650->1401->360)



### Microprogramming in the Seventies

Thrived because:

□ Significantly faster ROMs than DRAMs were available

□ For complex instruction sets, datapath and controller were *cheaper and simpler* 

□ *New instructions* , e.g., floating point, could be supported without datapath modifications

□ *Fixing bugs* in the controller was easier

□ ISA compatibility across various models could be achieved easily and cheaply

Except for cheapest and fastest machines, all computers were microprogrammed



# Writable Control Store (WCS)

#### Implement control store with SRAM not ROM

- MOS SRAM memories now almost as fast as control store (core memories/DRAMs were 10x slower)
- Bug-free microprograms difficult to write

#### User-WCS provided as option on several minicomputers

Allowed users to change microcode for each process

#### **User-WCS** failed

- Little or no programming tools support
- Hard to fit software into small space
- Microcode control tailored to original ISA, less useful for others
- Large WCS part of processor state expensive context switches
- Protection difficult if user can change microcode
- Virtual memory required <u>restartable</u> microcode



### **Performance Issues**

# $\begin{array}{l} \mbox{Microprogrammed control} \\ \Rightarrow \mbox{multiple cycles per instruction} \end{array}$

### Cycle time ? t<sub>C</sub> > max(t<sub>reg-reg</sub>, t<sub>ALU</sub>, t<sub>µROM</sub>, t<sub>RAM</sub>)

Given complex control,  $t_{ALU}$  &  $t_{RAM}$  can be broken into multiple cycles. However,  $t_{\mu ROM}$  cannot be broken down. Hence

 $t_{C} > max(t_{reg-reg}, t_{\mu ROM})$ 

Suppose 10 \*  $t_{\mu ROM} < t_{RAM}$ good performance, relative to the single-cycle hardwired implementation, can be achieved even with a CPI of 10

Asanovic/Devadas Spring 2002 6.823



# **VLSI & Microprogramming**

#### By late seventies

- technology assumption about ROM & RAM speed became invalid
- micromachines became more complicated
  - to overcome slower ROM, micromachines were pipelined
  - complex instruction sets led to the need for subroutine and call stacks in μcode.
  - need for fixing bugs in control programs
     was in conflict with read-only nature of μROM
     WCS (B1700, QMachine, Intel432, ...)
- introduction of caches and buffers, especially for instructions, made multiple-cycle execution of reg-reg instructions unattractive



### **Modern Usage**

Asanovic/Devadas Spring 2002 6.823

#### Microprogramming is far from extinct

#### Played a crucial role in micros of the Eighties, *Motorola 68K series Intel 386 and 486*

Microcode is present in most modern CISC micros in an assisting role (e.g. AMD Athlon, Intel Pentium-4)

- Most instructions are executed directly, i.e., with hard-wired control
- Infrequently-used and/or complicated instructions invoke the microcode engine

**Patchable** microcode common for post-fabrication bug fixes, e.g. Intel Pentiums load  $\mu$ code patches at bootup