


# **Microprogramming**

**Krste Asanovic  
Laboratory for Computer Science  
Massachusetts Institute of Technology**




# Instruction Set Architecture (ISA) versus Implementation

- **ISA is the hardware/software interface**
  - Defines set of programmer visible state
  - Defines instruction format (bit encoding) and instruction semantics
  - Examples: *DLX, x86, IBM 360, JVM*
  
- **Many possible implementations of one ISA**
  - 360 implementations: *model 30 (c. 1964), z900 (c. 2001)*
  - x86 implementations: *8086 (c. 1978), 80186, 286, 386, 486, Pentium, Pentium Pro, Pentium-4 (c. 2000), AMD Athlon, Transmeta Crusoe, SoftPC*
  - DLX implementations: *microcoded, pipelined, superscalar*
  - JVM: *HotSpot, PicoJava, ARM Jazelle, ...*




# ISA to Microarchitecture Mapping

- ❑ **ISA often designed for particular microarchitectural style, e.g.,**
  - CISC ISAs designed for microcoded implementation
  - RISC ISAs designed for hardwired pipelined implementation
  - VLIW ISAs designed for fixed latency in-order pipelines
  - JVM ISA designed for software interpreter
- ❑ **But ISA can be implemented in any microarchitectural style**
  - Pentium-4: hardwired pipelined CISC (x86) machine (with some microcode support)
  - This lecture: a microcoded RISC (DLX) machine
  - Intel will probably eventually have a dynamically scheduled out-of-order VLIW (IA-64) processor
  - PicoJava: A hardware JVM processor




# Microcoded Microarchitecture


*Microcode* instructions fixed  
in ROM inside microcontroller



Memory (RAM) holds user program  
written using *macrocode*  
instructions (e.g., DLX, x86, etc.)



# A Bus-based Datapath for DLX



**Microinstruction: register to register transfer (17 control signals)**


$MA \leftarrow PC$  means  $RegSel = PC; enReg = yes; IdMA = yes$   
 $B \leftarrow Reg[rf2]$  means  $RegSel = rf2; enReg = yes; IdB = yes$

# Instruction Execution

Execution of a DLX instruction involves

1. instruction fetch
2. decode and register fetch
3. ALU operation
4. memory operation (optional)
5. write back to register file (optional)

and the computation of the address of the  
*next instruction*



# Microprogram Fragments

instr fetch:     $MA \leftarrow PC$   
                   $IR \leftarrow \text{Memory}$   
                   $A \leftarrow PC$   
                   $PC \leftarrow A + 4$   
                  dispatch on OPcode

*can be  
treated as  
a macro*

ALU:             $A \leftarrow \text{Reg}[rf1]$   
                   $B \leftarrow \text{Reg}[rf2]$   
                   $\text{Reg}[rf3] \leftarrow \text{func}(A,B)$   
                  do instruction fetch

ALUi:             $A \leftarrow \text{Reg}[rf1]$   
                   $B \leftarrow \text{Imm}$                     *sign extention ...*  
                   $\text{Reg}[rf2] \leftarrow \text{Opcode}(A,B)$   
                  do instruction fetch



# Microprogram Fragments

*(cont.)*


**LW:**             $A \leftarrow \text{Reg}[\text{rf1}]$   
                   $B \leftarrow \text{Imm}$   
                   $\text{MA} \leftarrow A + B$   
                   $\text{Reg}[\text{rf2}] \leftarrow \text{Memory}$   
                  *do instruction fetch*

**J:**              $A \leftarrow \text{PC}$   
                   $B \leftarrow \text{Imm}$   
                   $\text{PC} \leftarrow A + B$   
                  *do instruction fetch*


**beqz:**          $A \leftarrow \text{Reg}[\text{rf1}]$   
                  *If zero?(A) then go to bz-taken*  
                  *do instruction fetch*


**bz-taken:**      $A \leftarrow \text{PC}$   
                   $B \leftarrow \text{Imm}$   
                   $\text{PC} \leftarrow A + B$   
                  *do instruction fetch*





# DLX Microcontroller: *first attempt*






# Microprogram in the ROM


## worksheet

State	Op	zero?	busy	Control points	next-state
fetch <sub>0</sub>	*	*	*	MA ← PC	fetch <sub>1</sub>
fetch <sub>1</sub>	*	*	yes	....	fetch <sub>1</sub>
fetch <sub>1</sub>	*	*	no	IR ← Memory	fetch <sub>2</sub>
fetch <sub>2</sub>	*	*	*	A ← PC	fetch <sub>3</sub>
fetch <sub>3</sub>	*	*	*	PC ← A + 4	?
ALU <sub>0</sub>	*	*	*	A ← Reg[rf1]	ALU <sub>1</sub>
ALU <sub>1</sub>	*	*	*	B ← Reg[rf2]	ALU <sub>2</sub>
ALU <sub>2</sub>	*	*	*	Reg[rf3] ← func(A,B)	fetch <sub>0</sub>



# Microprogram in the ROM


State	Op	zero?	busy	Control points	next-state
fetch <sub>0</sub>	*	*	*	MA ← PC	fetch <sub>1</sub>
fetch <sub>1</sub>	*	*	yes	....	fetch <sub>1</sub>
fetch <sub>1</sub>	*	*	no	IR ← Memory	fetch <sub>2</sub>
fetch <sub>2</sub>	*	*	*	A ← PC	fetch <sub>3</sub>
fetch <sub>3</sub>	ALU	*	*	PC ← A + 4	ALU <sub>0</sub>
fetch <sub>3</sub>	ALUi	*	*	PC ← A + 4	ALUi <sub>0</sub>
fetch <sub>3</sub>	LW	*	*	PC ← A + 4	LW <sub>0</sub>
fetch <sub>3</sub>	SW	*	*	PC ← A + 4	SW <sub>0</sub>
fetch <sub>3</sub>	J	*	*	PC ← A + 4	J <sub>0</sub>
fetch <sub>3</sub>	JAL	*	*	PC ← A + 4	JAL <sub>0</sub>
fetch <sub>3</sub>	JR	*	*	PC ← A + 4	JR <sub>0</sub>
fetch <sub>3</sub>	JALR	*	*	PC ← A + 4	JALR <sub>0</sub>
fetch <sub>3</sub>	beqz	*	*	PC ← A + 4	beqz <sub>0</sub>
...					
ALU <sub>0</sub>	*	*	*	A ← Reg[rf1]	ALU <sub>1</sub>
ALU <sub>1</sub>	*	*	*	B ← Reg[rf2]	ALU <sub>2</sub>
ALU <sub>2</sub>	*	*	*	Reg[rf3] ← func(A,B)	fetch <sub>0</sub>




# Microprogram in the ROM

**Cont.**

State	Op	zero?	busy	Control points	next-state
ALUi <sub>0</sub>	*	*	*	$A \leftarrow \text{Reg}[\text{rf1}]$	ALUi <sub>1</sub>
ALUi <sub>1</sub>	sExt	*	*	$B \leftarrow \text{sExt}_{16}(\text{Imm})$	ALUi <sub>2</sub>
ALUi <sub>1</sub>	uExt	*	*	$B \leftarrow \text{uExt}_{16}(\text{Imm})$	ALUi <sub>2</sub>
ALUi <sub>2</sub>	*	*	*	$\text{Reg}[\text{rf3}] \leftarrow \text{Op}(A, B)$	fetch <sub>0</sub>
...					
J <sub>0</sub>	*	*	*	$A \leftarrow \text{PC}$	J <sub>1</sub>
J <sub>1</sub>	*	*	*	$B \leftarrow \text{sExt}_{26}(\text{Imm})$	J <sub>2</sub>
J <sub>2</sub>	*	*	*	$\text{PC} \leftarrow A+B$	fetch <sub>0</sub>
...					
beqz <sub>0</sub>	*	*	*	$A \leftarrow \text{Reg}[\text{rf1}]$	beqz <sub>1</sub>
beqz <sub>1</sub>	*	yes	*	$A \leftarrow \text{PC}$	beqz <sub>2</sub>
beqz <sub>1</sub>	*	no	*	....	fetch <sub>0</sub>
beqz <sub>2</sub>	*	*	*	$B \leftarrow \text{sExt}_{16}(\text{Imm})$	beqz <sub>3</sub>
beqz <sub>3</sub>	*	*	*	$\text{PC} \leftarrow A+B$	fetch <sub>0</sub>
...					



# Size of Control Store



**size =  $2^{(w+s)} \times (c + s)$**

**DLX**

**$w = 6+2$**

**$c = 17$**

**$s = ?$**

**no. of steps per opcode = 4 to 6 + fetch-sequence**

**no. of states  $\approx$  (4 steps per op-group ) x op-groups  
 + common sequences**

**= 4 x 8 + 10 states = 42 states**

**$\Rightarrow s = 6$**


**Control ROM =  $2^{(8+6)} \times 23$  bits  $\approx$  48 Kbytes**




# Reducing Size of Control Store


Control store has to be *fast*  $\Rightarrow$  *expensive*

- Reduce the ROM height (= address bits)
  - $\Rightarrow$  *reduce inputs by extra external logic*  
each input bit doubles the size of the control store
  - $\Rightarrow$  *reduce states by grouping opcodes*  
find common sequences of actions
  - $\Rightarrow$  *condense input status bits*  
combine all exceptions into one, i.e.,  
exception/no-exception
  
- Reduce the ROM width
  - $\Rightarrow$  *restrict the next-state encoding*  
Next, Dispatch on opcode, Wait for memory, ...
  - $\Rightarrow$  *encode control signals (vertical microcode)*



# DLX Controller V2





# Jump Logic

$\mu\text{PCSrc} = \text{Case } \mu\text{JumpTypes}$

next  $\Rightarrow$   $\mu\text{PC}+1$

spin  $\Rightarrow$  if (busy) then  $\mu\text{PC}$  else  $\mu\text{PC}+1$

fetch  $\Rightarrow$  absolute

dispatch  $\Rightarrow$  op-group

feqz  $\Rightarrow$  if (zero) then absolute else  $\mu\text{PC}+1$

fnez  $\Rightarrow$  if (zero) then  $\mu\text{PC}+1$  else absolute





# Instruction Fetch & ALU: *DLX-Controller-2*

State	Control points	next-state
fetch <sub>0</sub>	$MA \leftarrow PC$	next
fetch <sub>1</sub>	$IR \leftarrow \text{Memory}$	spin
fetch <sub>2</sub>	$A \leftarrow PC$	next
fetch <sub>3</sub>	$PC \leftarrow A + 4$	dispatch
...		
ALU <sub>0</sub>	$A \leftarrow \text{Reg}[\text{rf1}]$	next
ALU <sub>1</sub>	$B \leftarrow \text{Reg}[\text{rf2}]$	next
ALU <sub>2</sub>	$\text{Reg}[\text{rf3}] \leftarrow \text{func}(A, B)$	fetch
ALUi <sub>0</sub>	$A \leftarrow \text{Reg}[\text{rf1}]$	next
ALUi <sub>1</sub>	$B \leftarrow \text{sExt}_{16}(\text{Imm})$	next
ALUi <sub>2</sub>	$\text{Reg}[\text{rf3}] \leftarrow \text{Op}(A, B)$	fetch


# Load & Store: *DLX-Controller-2*

State	Control points	next-state
$LW_0$	$A \leftarrow \text{Reg}[\text{rf1}]$	next
$LW_1$	$B \leftarrow \text{sExt}_{16}(\text{Imm})$	next
$LW_2$	$MA \leftarrow A+B$	next
$LW_3$	$\text{Reg}[\text{rf2}] \leftarrow \text{Memory}$	spin
$LW_4$		fetch
$SW_0$	$A \leftarrow \text{Reg}[\text{rf1}]$	next
$SW_1$	$B \leftarrow \text{sExt}_{16}(\text{Imm})$	next
$SW_2$	$MA \leftarrow A+B$	next
$SW_3$	$\text{Memory} \leftarrow \text{Reg}[\text{rf2}]$	spin
$SW_4$		fetch



# Branches: *DLX-Controller-2*

State	Control points	next-state
BEQZ <sub>0</sub>	$A \leftarrow \text{Reg}[\text{rf1}]$	next
BEQZ <sub>1</sub>		fnez
BEQZ <sub>2</sub>	$A \leftarrow \text{PC}$	next
BEQZ <sub>3</sub>	$B \leftarrow \text{sExt}_{16}(\text{Imm})$	next
BEQZ <sub>4</sub>	$\text{PC} \leftarrow A+B$	fetch
BNEZ <sub>0</sub>	$A \leftarrow \text{Reg}[\text{rf1}]$	next
BNEZ <sub>1</sub>		feqz
BNEZ <sub>2</sub>	$A \leftarrow \text{PC}$	next
BNEZ <sub>3</sub>	$B \leftarrow \text{sExt}_{16}(\text{Imm})$	next
BNEZ <sub>4</sub>	$\text{PC} \leftarrow A+B$	fetch



# Jumps: *DLX-Controller-2*


State	Control points	next-state
$J_0$	$A \leftarrow PC$	next
$J_1$	$B \leftarrow sExt_{26}(Imm)$	next
$J_2$	$PC \leftarrow A+B$	fetch
$JR_0$	$PC \leftarrow Reg[rf1]$	fetch
$JAL_0$	$A \leftarrow PC$	next
$JAL_1$	$Reg[31] \leftarrow A$	next
$JAL_2$	$B \leftarrow sExt_{26}(Imm)$	next
$JAL_3$	$PC \leftarrow A+B$	fetch
$JALR_0$	$A \leftarrow PC$	next
$JALR_1$	$Reg[31] \leftarrow A$	next
$JALR_2$	$PC \leftarrow Reg[rf1]$	fetch



# Microprogramming in IBM 360


	M30	M40	M50	M65
Datapath width (bits)	8	16	32	64
$\mu$ inst width (bits)	50	52	85	87
$\mu$ code size (K $\mu$ insts)	4	4	2.75	2.75
$\mu$ store technology	CCROS	TCROS	BCROS	BCROS
$\mu$ store cycle (ns)	750	625	500	200
memory cycle (ns)	1500	2500	2000	750
Rental fee (\$K/month)	4	7	15	35

- ❑ Only fastest models (75 and 95) were hardwired




# Horizontal vs Vertical $\mu$ Code

Bits per  $\mu$ Instruction



- ❑ **Horizontal  $\mu$ code has longer  $\mu$ instructions**
  - Can specify multiple parallel operations per  $\mu$ instruction
  - Needs fewer steps to complete each macroinstruction
  - Sparser encoding  $\Rightarrow$  more bits
- ❑ **Vertical  $\mu$ code has more, narrower  $\mu$ instructions**
  - In limit, only single datapath operation per  $\mu$ instruction
  - $\mu$ code branches require separate  $\mu$ instruction
  - More steps to complete each macroinstruction
  - More compact  $\Rightarrow$  less bits
- ❑ **Nanocoding**
  - Tries to combine best of horizontal and vertical  $\mu$ code



# Nanocoding


Exploits recurring control signal patterns in  $\mu$ code, e.g.,

$ALU_0 \ A \leftarrow \text{Reg}[\text{rf1}]$


...

$ALU_{i_0} \ A \leftarrow \text{Reg}[\text{rf1}]$


...



- ❑ MC68000 had 17-bit  $\mu$ code containing either 10-bit  $\mu$ jump or 9-bit nanoinstruction pointer
  - Nanoinstructions were 68 bits wide, decoded to give 196 control signals




# Implementing Complex Instructions



$rf3 \leftarrow M[(rf1)] \text{ op } (rf2)$   
 $M[(rf3)] \leftarrow (rf1) \text{ op } (rf2)$   
 $M[(rf3)] \leftarrow M[(rf1)] \text{ op } M[(rf2)]$

*Reg-Memory-src ALU op*  
*Reg-Memory-dst ALU op*  
*Mem-Mem ALU op*





# Mem-Mem ALU Instructions: *DLX-Controller-2*

*Mem-Mem ALU op*       $M[(rf3)] \leftarrow M[(rf1)] \text{ op } M[(rf2)]$


ALUMM <sub>0</sub>	MA ← Reg[rf1]	next
ALUMM <sub>1</sub>	A ← Memory	spin
ALUMM <sub>2</sub>	MA ← Reg[rf2]	next
ALUMM <sub>3</sub>	B ← Memory	spin
ALUMM <sub>4</sub>	MA ← Reg[rf3]	next
ALUMM <sub>5</sub>	Memory ← func(A,B)	spin
ALUMM <sub>6</sub>		fetch


*Complex instructions usually do not require datapath modifications in a microprogrammed implementation  
-- only extra space for the control program*

*Implementing these instructions using a hardwired controller is difficult without datapath modifications*

# Microcode Emulation

- ❑ IBM initially miscalculated importance of software compatibility when introducing 360 series
- ❑ Honeywell started effort to steal IBM 1401 customers by offering translation software (“Liberator”) for Honeywell H200 series machine
- ❑ IBM retaliates with optional additional microcode for 360 series that can emulate IBM 1401 ISA, later extended for IBM 7000 series
  - one popular program on 1401 was a 650 simulator, so some customers ran many 650 programs on emulated 1401s (650->1401->360)






# Microprogramming in the Seventies

*Thrived because:*

- ❑ Significantly faster ROMs than DRAMs were available
- ❑ For complex instruction sets, datapath and controller were *cheaper and simpler*
- ❑ *New instructions* , e.g., floating point, could be supported without datapath modifications
- ❑ *Fixing bugs* in the controller was easier
- ❑ ISA compatibility across various models could be achieved easily and cheaply

Except for cheapest and fastest machines, all computers were microprogrammed



# Writable Control Store (WCS)

## Implement control store with SRAM not ROM


- MOS SRAM memories now almost as fast as control store (core memories/DRAMs were 10x slower)
- Bug-free microprograms difficult to write

## User-WCS provided as option on several minicomputers

- Allowed users to change microcode for each process

## User-WCS *failed*

- Little or no programming tools support
- Hard to fit software into small space
- Microcode control tailored to original ISA, less useful for others
- Large WCS part of processor state - expensive context switches
- Protection difficult if user can change microcode
- Virtual memory required restartable microcode



# Performance Issues

Microprogrammed control

⇒ multiple cycles per instruction

Cycle time ?

$$t_C > \max(t_{\text{reg-reg}}, t_{\text{ALU}}, t_{\mu\text{ROM}}, t_{\text{RAM}})$$

Given complex control,  $t_{\text{ALU}}$  &  $t_{\text{RAM}}$  can be broken into multiple cycles. However,  $t_{\mu\text{ROM}}$  cannot be broken down. Hence

$$t_C > \max(t_{\text{reg-reg}}, t_{\mu\text{ROM}})$$


Suppose  $10 * t_{\mu\text{ROM}} < t_{\text{RAM}}$


*good performance, relative to the single-cycle  
hardwired implementation, can be achieved  
even with a CPI of 10*

# VLSI & Microprogramming

*By late seventies*

- technology assumption about ROM & RAM speed became invalid
- micromachines became more complicated
  - to overcome slower ROM, micromachines were pipelined
  - complex instruction sets led to the need for subroutine and call stacks in  $\mu$ code.
  - need for fixing bugs in control programs was in conflict with read-only nature of  $\mu$ ROM  
 $\Rightarrow$  *WCS (B1700, QMachine, Intel432, ...)*
- introduction of caches and buffers, especially for instructions, made multiple-cycle execution of reg-reg instructions unattractive





# Modern Usage

***Microprogramming is far from extinct***

**Played a crucial role in micros of the Eighties,  
*Motorola 68K series*  
*Intel 386 and 486***

**Microcode is present in most modern CISC micros in an assisting role (e.g. *AMD Athlon, Intel Pentium-4*)**

- **Most instructions are executed directly, i.e., with hard-wired control**
- **Infrequently-used and/or complicated instructions invoke the microcode engine**

***Patchable* microcode common for post-fabrication bug fixes, e.g. Intel Pentiums load  $\mu$ code patches at bootup**