


Write-back Cache	s & SC			
• T1 is executed	cache-1 X= 1 Y=11	memory X = 0 Y =10 X'= Y'=	cache-2 Y = Y'= X = X'=	prog T2 LD Y, R1 ST Y', R1 LD X, R2 ST X',R2
 cache-1 writes back Y 	X= 1 Y=11	X = 0 Y =11 X'= Y'=	Y = Y'= X = X'=	
 T2 executed 	X= 1 Y=11	X = 0 Y =11 X'= Y'=	Y = 11 Y'= 11 X = 0 X'= 0	
 cache-1 writes back X 	X= 1 Y=11	X = 1 Y =11 X'= Y'=	Y = 11 Y'= 11 X = 0 X'= 0	
 cache-2 writes back X' & Y' 	X= 1 Y=11	X = 1 Y =11 X'= 0 Y'=11	Y = Y'= X = X'=	3



Maintaining Sequential Consistency


SC sufficient for correct producer-consumer and mutual exclusion code (e.g., Dekker)


Multiple copies of a location in various caches can cause SC to break down.

Hardware support is required such that

- only one processor at a time has write permission for a location
- no processor can load a stale copy of the location after a write

⇒ cache coherence protocols








Update protocols, or write broadcast. Latency between writing a word in one processor

and reading it in another is usually smaller in a write update scheme.

But since bandwidth is more precious, most multiprocessors use a write invalidate scheme.











A snoopy cache works in analogy to your snoopy next door neighbor, who is always watching to see what you're doing, and interfering with your life. In the case of the snoopy cache, the caches are all watching the bus for transactions that affect blocks that are in the cache at the moment. The analogy breaks down here; the snoopy cache only does something if your actions actually affect it, while the snoopy neighbor is *always* interested in what you're up to.


Observed Bus Cycle	Cache State	Cache Action
	Address not cached	
Read Cycle	Cached, unmodified	
Memory → Disk	Cached, modified	
	Address not cached	
Write Cycle	Cached, unmodified	
Disk→ Memory	Cached, modified	













What does it mean to merge E, M states?





Interlocks are required when both CPU-L1 and L2-Bus interactions involve the same address.



	state blk addr data0 data1 dataN
A cacl	ne block contains more than one word
Cache word-l	-coherence is done at the block-level and not evel
	se M_1 writes word _i and M_2 writes word _k and vords have the same block address.
What a	can happen?

The block may be invalidated many times unnecessarily because the addresses share a common block.





Split transaction bus has a read-request transaction followed by a Memory-reply transaction that contains the data.

Split transactions make the bus available for other masters While the memory reads the words of the requested address. It also normally means that the CPU must arbitrate for the bus To request the data and memory must arbitrate for the bus to Return the data. Each transaction must be tagged. Split Transaction buses have higher bandwidth and higher latency.

