

Episode III in our multiprocessing miniseries.

Relaxed memory models.

What I really wanted here was an elephant with sunglasses relaxing On a beach, but I couldn't find one.



Mark Hill written a paper which essentially says "why break your back for 20%". Actually people are out there breaking their backs for 1% in architecture these days.



This means that we are relaxing the ordering or relaxing atomicity.







Ensures that tail pointer is not updated before X has been stored.

Ensures that R is not loaded before x has been stored.



Nondeterminator.



Processor should not speculate or prefetch across fences.



Allows the buffering of writes with bypassing by reads, which occurs whenever the

processor allows a read to proceed before it guarantees that

an earlier write by the processor has been seen by all the other processors.



TSO both can get old values.

SC at least one has to get the value of new.



Allows pipelining or overlapping of write operations, rather than Forcing one operation to complete before another.



Non-blocking reads, doesn't help too much.



Weakest of the memory models used these days.



Membar Store Store Membar Load Load



Weak ordering. Interaction with cache coherence. Weak atomicity.

















## Translating SC into CRF

Initially a = 0, flag = 0Processor 1Processor 2Store(a,10);L:  $r_1 = Load(flag);$ Store(flag,1);Jz( $r_1$ ,L); $r_2 = Load(a);$ 

## Translating SC into CRF

Processor 1

**Processor 2** 

Store(a,10); Fence<sub>ww</sub>(a, flag); Store(flag,1); L: r<sub>1</sub> = Load(flag); Jz(r<sub>1</sub>,L); Fence<sub>rr</sub>(flag, a); r<sub>2</sub> = Load(a);

Weak ordering

## Translating SC into CRF

Processor 1

## **Processor 2**

StoreL(a,10); Commit(a); Fence<sub>ww</sub>(a, flag); StoreL(flag,1); Commit(flag); L: Reconcile(flag); r<sub>1</sub> = LoadL(flag); Jz(r<sub>1</sub>,L); Fence<sub>rr</sub>(flag, a); Reconcile(a); r<sub>2</sub> = LoadL(a);

26