

Asanovic/Devadas Spring 2002 6.823

Influence of Technology and Software on Instruction Sets: Up to the dawn of IBM 360

Krste Asanovic Laboratory for Computer Science Massachusetts Institute of Technology



Importance of Technology


New technologies not only provide greater speed, size and reliability at lower cost, but more importantly these dictate the kinds of structures that can be considered and thus come to shape our whole view of what a computer is.

Bell & Newell



Technology is the dominant factor in computer design

Asanovic/Devadas Spring 2002 6.823






But Software...

As people write programs and use computers, our understanding of *programming* and *program behavior* improves.

This has profound though slower impact on computer architecture

Modern architects cannot avoid paying attention to software and compilation issues.






Asanovic/Devadas **The Earliest Instruction Sets** Spring 2002

6.823

Single Accumulator - A carry-over from the calculators.

| LOAD STORE | x x | AC ← M[x] M[x] ← (AC) |
|---------------------------|--------|--|
| ADD SUB | X X | $AC \leftarrow (AC) + M[x]$ |
| MUL DIV | X X | Involved a quotient register |
| SHIFT LEFT SHIFT RIGHT | | $AC \leftarrow 2 \times (AC)$ |
| JUMP JGE | x x | $PC \leftarrow x$ if (AC) \geq 0 then PC $\leftarrow x$ |
| LOAD ADR STORE ADR | X X | AC ← Extract address field(M[x]) |

Typically less than 2 dozen instructions!





Self-Modifying Code

Asanovic/Devadas Spring 2002 6.823

| $C_i \leftarrow$ | A _i + B _i , | 1≤ i ≤ n |
|------------------|-----------------------------------|----------|
|------------------|-----------------------------------|----------|

| LC | OOP | LOAD JGE ADD | N DONE ONE | Each iterati | ion inv | volves |
|---------------------------|-----|------------------------------|------------------|--------------|---------|----------|
| F1 | | STORE LOAD | N A | | total | book- |
| F2 | | ADD | B | | | -keeping |
| F3 | - | STORE | C | instruction | | |
| | | LOAD ADR ADD STORE ADR | F1 ONE F1 | fetches | 17 | 14 |
| modify the program | | LOAD ADR | F2 | operand | | |
| for the next iteration | | ADD STORE ADR LOAD ADR | ONE F2 F3 | fetches | 10 | 8 |
| | | ADD STORE ADR | ONE F3 | stores | 5 | 4 |
| | | JUMP | LOOP | | | |
| DC | DNE | HLT | | | | |



Processor State

The information held in the processor at the end of an instruction to provide the processing context for the next instruction. e.g. Program Counter, Accumulator, ...

Programmer visible state of the processor (and memory) plays a central role in computer organization:

Software can only manipulate programmer-visible state and can only rely on programmer-visible state

Hardware must never let software observe state changes other than that defined in programmers manual (e.g., interrupts not visible to running program)

Programmer's model of machine is a **contract** between hardware and software



Accumulator Machines

- Can describe any possible computation using single accumulator instruction set
- □ Hardware is very simple
- Why did different instruction sets evolve?



Computers in mid 50's

Hardware was expensive
 Programmer's view of the machine was inseparable from the actual hardware implementation

Example: IBM 650 - a drum machine with 44 instructions

1. 60 1234 1009

"Load the contents of location 1234 into the *distribution*; put it also into the *upper accumulator*; set *lower accumulator* to zero; and then go to location 1009 for the next instruction."

Good programmers optimized the placement of instructions on the drum to reduce latency

2. "Branch on *distribution* digit equal to 8"



Asanovic/Devadas Computers in mid 50's (cont.)

Spring 2002

6.823


□ Stores were small (1000 words) and 10 to 50 times slower than the processor

1. Instruction execution time was totally dominated by the *memory reference time*.

> More memory references per instruction \Rightarrow longer execution time per instruction

- 2. The ability to design complex control circuits to execute an instruction was the central concern as opposed to *the speed* of decoding or ALU.
- 3. No resident system software because there was no place to keep it!





Asanovic/Devadas Spring 2002

6.823

Some early solutions:

□ *fast local storage* in the processor, *i.e.*, 8-16 registers as opposed to one accumulator

□ *indexing* capability to reduce book keeping instructions

complex instructions to reduce instruction fetches

□ *compact instructions*, *i.e.*, implicit address bits for operands, to reduce fetches



Index Registers

Tom Kilburn, Manchester University, mid 50's

One or more specialized registers to simplify address calculation

Modify existing instructions

| LOAD | x, IX | $AC \leftarrow M[x + (IX)]$ |
|------|-------|------------------------------------|
| ADD | x, IX | $AC \leftarrow (AC) + M[x + (IX)]$ |

Add new instructions to manipulate *index registers*

| JZi | x, IX | if (IX)=0 <i>then</i> PC ← x |
|-------|-------|--|
| | | else IX ← (IX) + 1 |
| LOADi | x, IX | $IX \leftarrow M[x]$ (truncated to fit IX) |


Index registers have accumulator-like characteristics



Using Index Registers

Asanovic/Devadas Spring 2002 6.823

- $C_i \leftarrow A_i + B_i$ $1 \le i \le n$
- LOADi -n, IX LOOP JZi DONE, IX # Jump or increment IX LOAD A, IX ADD B, IX STORE C, IX JUMP LOOP DONE HALT



- Program does not modify itself
 Efficiency has improved dramatically (ops / iter) with index regs
 without index regs
 - instruction fetch5 (2)17 (14)operand fetch210 (8)store15 (4)
- Costs: Instructions are 1 to 2 bits longer Index registers with ALU-like circuitry Complex control



Indexing vs. Index Registers

LOAD x, IX

Suppose instead of registers, memory locations are used to implement index registers.

Arithmetic operations on index registers can be performed by bringing the contents to the accumulator.

Most book keeping instructions will be avoided but each instruction will implicitly cause several fetches and stores.

- \Rightarrow complex control circuitry
- \Rightarrow additional memory traffic

Asanovic/Devadas Operations on Index Registers 5 6.823

To increment index register by k

It may be better to increment IX directly INCi k, IX IX ← (IX) + k

More instructions to manipulate index register STOREi x, IX M[x] ← (IX) (extended to fit a word) ... IX begins to look like an accumulator several index registers


 \Rightarrow several accumulators

⇒ General Purpose Registers




Asanovic/Devadas **Support for Subroutine Calls** Spring 2002

6.823



A special subroutine jump instruction

M: JSR F $F \leftarrow M + 1$ and jump to F+1



Indirect addressing almost eliminates the need to write self-modifying code (location F still needs to be modified) ⇒ **Problems with recursive procedure calls**




Asanovic/Devadas Spring 2002 6.823

Recursive Procedure Calls and Reentrant Codes

Indirect Addressing through a register LOAD R₁, (R₂)

Load register R₁ with the contents of the word whose address is contained in register R₂





Evolution of Addressing Modes Spring 2002 6.823

Single accumulator, absolute address
 LOAD x

 Single accumulator, index registers

LOAD x, IX

3. Indirection

LOAD (x)

- 4. Multiple accumulators, index registers, indirection
 - LOAD R, IX, x or LOAD R, IX, (x) th

the meaning?

- $\mathsf{R} \leftarrow \mathsf{M}[\mathsf{M}[\mathsf{x}] + \mathsf{I}\mathsf{X}]$
- or $R \leftarrow M[M[x + IX]]$
- 5. Indirect through registers

LOAD R_I, (R_J)

6. The works

LOAD $R_I, R_J, (R_K)$ $R_J = index, R_K = base address$



Variety of Instruction Formats

Two address formats: the destination is same as one of the operand sources

> (Reg \times Reg) to Reg (Reg \times Mem) to Reg

 $\begin{array}{l} \mathsf{R}_{\mathsf{I}} \leftarrow \mathsf{R}_{\mathsf{I}} + \mathsf{R}_{\mathsf{J}} \\ \mathsf{R}_{\mathsf{I}} \leftarrow \mathsf{R}_{\mathsf{I}} + \mathsf{M}[\mathsf{x}] \end{array}$

x could be specified directly or via a register; effective address calculation for x could include indexing, indirection, ...

Three operand formats: One destination and up to two operand sources per instruction

| (Reg x Reg) to Reg | $R_{I} \leftarrow R_{J} + R_{K}$ |
|--------------------|----------------------------------|
| (Reg x Mem) to Reg | $R_{I} \leftarrow R_{J} + M[x]$ |

Many different formats are possible!



Data Formats and Memory Addresses

Data formats:

Bytes, Half words, words and double words Some issues

Byte addressing
 Big Endian
 vs. Little Endian

| 0 | 1 | 2 | 3 |
|---|---|---|---|
| 3 | 2 | 1 | 0 |

Asanovic/Devadas Spring 2002

6.823

Word alignment

Suppose the memory is organized in 32-bit words. Can a word address begin only at 0, 4, 8, ?

| 0 | 1 | 2 | 3 | 4 | 5 | 6 | 7 |
|---|---|---|---|---|---|---|---|
| | | | | | - | | |



Some Problems

Should all addressing modes be provided for every operand?

 \Rightarrow regular vs. irregular instruction formats

Separate instructions to manipulate
 Accumulators
 Index registers
 Base registers
 A large number of instructions

□ Instructions contained implicit memory references several contained more than one ⇒ very complex control



Compatibility Problem at IBM

By early 60's, IBM had 4 incompatible lines of computers!

| 701 | \rightarrow | 7094 |
|------|---------------|------|
| 650 | \rightarrow | 7074 |
| 702 | \rightarrow | 7080 |
| 1401 | \rightarrow | 7010 |

Each system had its own

- Instruction set
- I/O system and Secondary Storage:

magnetic tapes, drums and disks

- assemblers, compilers, libraries,...
- market niche

business, scientific, real time, ...





IBM 360 : Design Premises Amdahl, Blaauw and Brooks, 1964

Asanovic/Devadas Spring 2002 6.823

The design must lend itself to growth and successor machines

□ General method for connecting I/O devices

- □ Total performance answers per month rather than bits per microsecond \Rightarrow programming aids
- Machine must be capable of supervising itself without manual intervention
- Built-in hardware fault checking and locating aids to reduce down time
- □ Simple to assemble systems with redundant I/O devices, memories etc. for *fault tolerance*

Some problems required floating point words larger than 36 bits



IBM 360:

A General-Purpose Register Machine

Processor State

16 General-Purpose 32-bit Registers

- may be used as index and base registers
- Register 0 has some special properties
- 4 Floating Point 64-bit Registers

A Program Status Word (PSW)

PC, Condition codes, Control flags

□ A 32-bit machine with 24-bit addresses

No instruction contains a 24-bit address!

Data Formats

8-bit bytes, 16-bit half-words, 32-bit words,64-bit double-words



IBM 360: Implementations

Asanovic/Devadas Spring 2002 6.823

| | Model 30 | Model 70 |
|----------------------|-----------------|------------------------------|
| Storage | 8K - 64 KB | 256K - 512 KB |
| Datapath | 8-bit | 64-bit |
| Circuit Delay | 30 nsec/level | 5 nsec/level |
| Local Store | Main Store | Transistor Registers |
| Control Store | Read only 1µsec | Conventional circuits |

IBM 360 instruction set architecture completely hid the underlying technological differences between various models.

With minor modifications it survives today



IBM S/390 z900 Microprocessor

□ 64-bit virtual addressing

- first 64-bit S/390 design (original S/360 was 24-bit, and S/370 was 31-bit extension)
- □ 1.1 GHz clock rate (announced ISSCC 2001)
 - 0.18µm CMOS, 7 layers copper wiring
 - 770MHz systems shipped in 2000
- □ Single-issue 7-stage CISC pipeline

Redundant datapaths

- every instruction performed in two parallel datapaths and results compared
- □ 256KB L1 I-cache, 256KB L1 D-cache on-chip
- **20 CPUs + 32MB L2 cache per Multi-Chip Module**
- □ Water cooled to 10°C junction temp



What makes a good instruction set?

Asanovic/Devadas

Spring 2002

6.823

Ideally, provides simple software interface yet allows simple, fast, efficient hardware implementations

... but across 25+ year time frame

Example of difficulties:

- Current machines have register files with more storage than entire main memory of early machines!
- On-chip test circuitry of current machines hundreds of times more transistors than entire early computers!



Full Employment for Architects

Good news: "Ideal" instruction set changes continually

- Technology allows larger CPUs over time
- Technology constraints change (e.g., power is now major constraint)
- Compiler technology improves over time (e.g., register allocation)
- Programming style varies over time (assembly coding, HLL, objectoriented, ...)
- Applications and application demands vary over time (e.g., multimedia processing recent change in workload)

Bad news: Software compatibility imposes huge damping coefficient on instruction set innovation

- Software investment dwarfs hardware investment
- Innovate at microarchitecture level, below instruction set level, this is what most computer architects do

New instruction set can only be justified by new large market and technological advantage

- Network processors
- Multimedia processors