



Design the largest primary cache without slowing down the clock Or adding pipeline stages.









Main reason for subblock placement is to reduce tag overhead.

Write Alternatives





Writes usually take longer than reads because the tags have to Be checked before writing the data.

First, tags and data are split, so they can be addressed independently.



Reduces compulsory misses, can increase conflict and capacity misses.





Need to check the stream buffer if the requested block is in there. Never more than one 32-byte block in the stream buffer.



HP PA 7200 uses OBL prefetching

Tag prefetching is twice as effective as prefetch-on-miss in reducing miss rates.



Software Prefetching

```
for(i=0; i < N; i++) {
   fetch( &a[i + 1] );
   fetch( &b[i + 1] );
   SUM = SUM + a[i] * b[i];
}</pre>
```

• What property do we require of the cache for prefetching to work ?

14

Cache should be non-blocking or lockup-free.

By that we mean that the processor can proceed while the prefetched Data is being fetched; and the caches continue to supply instructions And data while waiting for the prefetched data to return.





Miss-rate reduction without any hardware changes.

Hardware designer's favorite solution.

Loop Interchange



Loop Fusion

```
for (i=0; i < N; i++)
    for (j=0; j < M; j++)
        a[i][j] = b[i][j] * c[i][j];

for (i=0; i < N; i++)
        for (j=0; j < M; j++)
        d[i][j] = a[i][j] * c[i][j];

for (i=0; i < M; i++)
    for (j=0; j < N; j++) {
        a[i][j] = b[i][j] * c[i][j];
        d[i][j] = a[i][j] * c[i][j];
        d[i][j] = a[i][j] * c[i][j];
    }
What type of locality does this improve?</pre>
```





- Y benefits from spatial locality
- z benefits from temporal locality





Need 128 or 116 clocks, 128 for a dumb memory.



Alpha AXP 21064 256 bits wide memory and cache.



4 + 24 + 4* 4 clocks = 44 clocks from interleaved memory.



4 + 24 + 4 = 32 clocks from main memory for 4 words.

Memory Bank Conflicts

Consider a 128-bank memory in the NEC SX/3 where each bank can service independent requests

```
int x[256][512];
for(j=0; j < 512; j++)
for(i=0; i < 256; i++)
x[i][j] = 2 * x[i][j];</pre>
```

Consider column k x[i][k], 0 <= i < 256 Address of elements in column is i*512 + k

Where do these addresses go?

