

Vector Computers

Krste Asanovic Laboratory for Computer Science Massachusetts Institute of Technology



Supercomputers

Definition of a supercomputer:

- Fastest machine in world at given task
- Any machine costing \$30M+
- A device to turn a compute-bound problem into an I/O bound problem
- Any machine designed by Seymour Cray

CDC6600 (Cray, 1964) regarded as first supercomputer



Supercomputer Applications

Typical application areas

- Military research (nuclear weapons, cryptography)
- Scientific research
- Weather forecasting
- Oil exploration
- Industrial design (car crash simulation)

All involve huge computations on large data sets

In 70s-80s, Supercomputer = Vector Machine



Vector Supercomputers

(Epitomized by Cray-1, 1976)

Scalar Unit + Vector Extensions

- Load/Store Architecture
- Vector Registers
- Vector Instructions
- Hardwired Control
- Highly Pipelined Functional Units
- Interleaved Memory System
- No Data Caches
- No Virtual Memory




Cray-1 (1976)

Asanovic/Devadas Spring 2002 6.823



Cray-1 (1976)

Asanovic/Devadas Spring 2002 6.823




memory bank cycle 50 ns *processor cycle* 12.5 ns (80MHz)

Vector Programming Model

Asanovic/Devadas

Spring 2002

6.823





Vector Code Example

# C code	# Scalar Code	# Vector Code	
<pre>for (i=0; i<64; i++)</pre>	li r4, #64	li vlr, #64	
C[i] = A[i] + B[i];	loop:	lv v1, r1, #1	
	ld f1, 0(r1)	lv v2, r2, #1	
	ld f2, 0(r2)	faddv v3, v1, v2	
	fadd f3, f1, f2	sv v3, r3, #1	
	st f3, 0(r3)		
	add r1, r1, #1		
	add r2, r2, #1		
	add r3, r3, #1		
	sub r4, #1		
	bnez r4, loop		




Vector Instruction Set Advantages


- Compact
 - one short instruction encodes N operations
- Expressive, tells hardware that these N operations:
 - are independent
 - use the same functional unit
 - access disjoint registers
 - access registers in the same pattern as previous instructions
 - access a contiguous block of memory (unit-stride load/store)
 - access memory in a known pattern (strided load/store)
- Scalable
 - can run same object code on more parallel pipelines or *lanes*



- Use deep pipeline (=> fast clock) to execute element operations
- Simplifies control of deep pipeline because elements in vector are independent (=> no hazards!)

Six stage multiply pipeline








Vector Memory System


Cray-1, 16 banks, 4 cycle bank busy time, 12 cycle latency

• Bank busy time: Cycles between accesses to same bank






6.823






Vector Unit Structure








Vector Memory-Memory versus Vector Register Machines

- Vector memory-memory instructions hold all vector operands in main memory
- The first vector machines, CDC Star-100 ('73) and TI ASC ('71), were memory-memory machines
- Cray-1 ('76) was first vector register machine






Vector Memory-Memory vs. Vector Register Machines

- Vector memory-memory architectures (VMMA) require greater main memory bandwidth, why?
- VMMAs make if difficult to overlap execution of multiple vector operations, why?
- VMMAs incur greater startup latency
 - Scalar code was faster on CDC Star-100 for vectors < 100 elements</p>
 - For Cray-1, vector/scalar breakeven point was around 2 elements

⇒Apart from CDC follow-ons (Cyber-205, ETA-10) all major vector machines since Cray-1 have had vector register architectures

(we ignore vector memory-memory from now on)




analysis



Vector Stripmining

Problem: Vector registers have finite length Solution: Break loops into pieces that fit into vector registers, "Stripmining"






Vector Instruction Parallelism

Can overlap execution of multiple vector instructions

- example machine has 32 elements per vector register and 8 lanes



Complete 24 operations/cycle while issuing 1 short instruction/cycle




Vector Chaining

Asanovic/Devadas Spring 2002 6.823

Vector version of register bypassing

– introduced with Cray-1






Vector Chaining Advantage

 Without chaining, must wait for last element of result to be written before starting dependent instruction



 With chaining, can start dependent instruction as soon as first result appears






Vector Startup

Asanovic/Devadas Spring 2002 6.823


Two components of vector startup penalty

- functional unit latency (time through pipeline)
- dead time or recovery time (time before another vector instruction can start down pipeline)





No Dead Time => Shorter Vectors





Vector Scatter/Gather

Want to vectorize loops with indirect accesses:

for (i=0; i<N; i++)
 A[i] = B[i] + C[D[i]]</pre>

Indexed load instruction (Gather)

lv vD, rD # Load indices in D vector lvx vC, rC, vD # Load indirect from rC base lv vB, rB # Load B vector vadd vA, vB, vC # Do add sv vA, rA # Store result





Vector Scatter/Gather

Scatter example:

for (i=0; i<N; i++)
 A[B[i]]++;</pre>

Is following a correct translation?

lv vB, rB # Load indices in B vector lvx vA, rA, vB # Gather initial A values vadd vA, vA, 1 # Increment svx vA, rA, vB # Scatter incremented values



Vector Conditional Execution

Problem: Want to vectorize loops with conditional code:

Solution: Add vector mask (or flag) registers

- vector version of predicate registers, 1 bit per element

...and maskable vector instructions

vector operation becomes NOP at elements where mask bit is clear

Code example:

lv vA, rA	f Load A vector	
mgtz m0, vA	f Set bits in mask register m	0 where A>0
lv.m vA, rB, mO	# Load B vector into A under	mask
fnot m1, m0	f Invert mask register	
lv.m vA, rC, m1	Load C vector into A under	mask
sv vA, rA	f Store A back to memory (no	mask)



Masked Vector Instructions


Simple Implementation

execute all N operations, turn off result writeback according to mask

M[7]=1	A [7]	B[7]	
M[6]=0	A[6]	B[6]	
M[5]=1	A[5]	B[5]	
M[4]=1	A [4]	B[4]	
M[3]=0	A[3]	B[3]	
M[2]=0 M[1]=1		[2] [1]	
M[0]=0		C[0]	
Write En	able	• Write dat	a port


Density-Time Implementation

 scan mask vector and only execute elements with non-zero masks



Compress/Expand Operations

- Compress packs non-masked elements into contiguous vector
 - population count of mask vector gives packed vector length
- Expand performs inverse operation



Used for density-time conditionals and also for general selection operations



Vector Reductions

Problem: Loop-carried dependence on reduction variables

```
sum = 0;
for (i=0; i<N; i++)
    sum += A[i]; # Loop-carried dependence on sum
```

Solution: Re-associate operations if possible, use binary tree to perform reduction

A Modern Vector Super: NEC SX-5 (1998)

Asanovic/Devadas Spring 2002 6.823

CMOS Technology

- 250MHz clock (312 MHz in 2001)
- CPU fits on one multi-chip module
- SDRAM main memory (up to 128GB)

Scalar unit

- 4-way superscalar with out-of-order and speculative execution
- 64KB I-cache and 64KB data cache

Vector unit

- 8 foreground VRegs + 64 background VRegs (256 elements/VReg)
- 1 multiply unit, 1 divide unit, 1 add/shift unit, 1 logical unit, 1 mask unit
- 16 lanes, 8 GFLOPS peak (32 FLOPS/cycle)
- 1 load & store unit (32x8 byte accesses/cycle)
- 64 GB/s memory bandwidth per processor

SMP structure

- 16 CPUs connected to memory through crossbar
- 1 TB/s shared memory bandwidth



Multimedia Extensions

- Very short vectors added to existing ISAs for micros
- Usually 64-bit registers split into 2x32b or 4x16b or 8x8b
- Newer designs have 128-bit registers (Altivec, SSE2)
- Limited instruction set:
 - no vector length control
 - no strided load/store or scatter/gather
 - unit-stride loads must be aligned to 64/128-bit boundary
- Limited vector register length:
 - requires superscalar dispatch to keep multiply/add/load units busy
 - loop unrolling to hide latencies increases register pressure
- Trend towards fuller vector support in microprocessors