



Synchronization

The need for synchronization arises whenever there are parallel processes in a system (even in a uniprocessor system) Forks and Joins: In parallel programming a parallel process may want to wait until several events have occurred Producer-Consumer: A consumer process must wait until the producer process has produced data

consumer

3

Exclusive use of a resource: Operating system has to ensure that only one process uses a resource at a given time



What is the problem?

Suppose the tail pointer gets updated before the item x is stored?

Suppose R is loaded before x has been stored?



Programmer assumes that if 3 happens after 2, then 4 happens after 1.



Sequential Consistency

7

(0, 11) is not legit.

Sequential Consistency

Sequential consistency imposes additional memory ordering constraints in addition to those imposed by uniprocessor program dependencies

What are these in our example ?

Does (can) a system with caches, write buffers, or out-of-order execution capability provide a *sequentially consistent* view of the memory ?

More on this later







The maximum number of processes in the critical section.

A sempahore is a visual system for sending information based on 2 flags held

In each hand.





What if the process stops or is swapped out while in the critical section?









This is the most promising solution, but alas, we still have a problem with *bounded waiting*. Suppose Process j continually reenters its entry protocol after leaving its exit protocol, while Process i is waiting. It is *possible* That Process j will repeatedly reach the while test when Process i has temporarily cleared its flag. We cannot place a bound on how many times this could happen.



Take a number approach used in bakeries.

Never seen one in bakeries, but the RMV uses one.



Wait if the process is currently choosing

Wait if the process has a number and comes ahead of us.



Memory Fences: Instructions to serialize memory accesses

Processors with *relaxed or weak memory models* (i.e., permit Loads and Stores to different addresses to be reordered) need *memory fence* instructions to force serialization of memory accesses

Processors with relaxed memory models: Sparc V8 (TSO, PSO): Membar PowerPC (WO): Sync, EIEIO

Memory fences are expensive operations, however, one pays for serialization only when it is required



Ensures that tail pointer is not updated before X has been stored.

Ensures that R is not loaded before x has been stored.