# DESIGN OF A

# MICROPROCESSOR-BASED CONTROL SYSTEM FOR THE MAGNETIC PARTICLE BRAKE ABOVE-KNEE PROSTHESIS

by

J. Mark Daric

# SUBMITTED IN PARTIAL FULFILLMENT OF THE REQUIREMENTS FOR THE DEGREE OF

BACHELOR OF SCIENCE IN MECHANICAL ENGINEERING

at the

MASSACHUSETTS INSTITUTE OF TECHNOLOGY

May 1977

Signature of	AuthorOf	Mechanical	Engineer	ing	May	23,	1977
Certified by		oene /	-CAUE	Thes	ls Si	uper	visor
Accepted by	Cha	irman, Dépa	rtmental	Commit	tee	on T	hesis



DESIGN OF A MICROPROCESSOR-BASED CONTROL SYSTEM

FOR THE

MAGNETIC PARTICLE BRAKE ABOVE KNEE PROSTHESIS

by

## J. Mark Deric

Submitted to the Department of Mechanical Engineering on May 23, 1977 in partial fulfillment of the requirements for the Degree of Bachelor of Science in Mechanical Engineering.

#### ABSTRACT

The quest for an improvement in the dynamic behavior of prostheses for above-knee amputees has lead to the development of a versatile prosthesis emulator, based on a computer controlled magnetic particle brake (MPB). The MPB is capable of providing up to 300 in.-lbs. of dissipative torque at the knee. Its torque output can be made an arbitrary function of the inputs to the PDP-11 computer from the instrumented prosthesis. This system has been used to evaluate a variety of knee control schemes, both conventional and untested in a man-interactive setting. However, the required connection to a stationary computer limits the value of the system. Walking trials are constrained to be within the range of the umbilical cord to the computer. This limits accessability to amputees, limits the realism of the trials themselves, and provides no basis for a commercial prosthesis, once an optimum dynamic profile has been determined.

This thesis presents a Motorola MC6800 microprocessor-based controller design, in language understandable to the mechanical engineer, which eliminates those difficulties. The design specifications are formalized, the electronic hardware is fully described, and the simulation of a sample knee control algorithm is presented. The thesis concludes with a design evaluation and recommendations.

Thesis Supervisor: Woodle C. Flowers

Title: Associate Professor of Mechanical Engineering

#### **ACKNOWLEDGEMENTS**

There are a number of people who have made valuable contributions to the work of this thesis. Chris Bailey and Gary Sawyer of Motorola Inc., Lexington, Mass. office, gave freely of their time, answering questions, providing information, and lending technical support to the project. If those gentlemen are at all representative of applications engineers, in general, system designers must have an easy life. At MIT, Professor Derek Rowell and George Dalrymple, ME department microprocessor aces, provided advice and encouragement, not to mention data books, from the beginning. Professor Steve Burns and the people at the Biomedical Engineering Center for Clinical Instrumentation helped give the project initial direction by telling me about their work and experience with microprocessors. Professor David Jansson and the MIT Innovation Center provided me with an Exorcier, a Motorola microcomputer, designed as a system development tool, and a teletype for the software simulation. They were a sine qua non of the project. During the software development stage, Don Grimes, a graduate student and forefront researcher in gait control. led this programmer to the sacred Meaningful Algorithm. His help in specifying design parameters was also invaluable. To the people who work on the 8th floor of 545 Tech Square at the MIT Laboratory for Computer Science, especially Rich Zippel, Barry Trager, Dave Barton,

and Prof. Pete Szolovitz, I am indebted. They tolerated my almost continuous presence and were extremely helpful during the two and a half weeks of 24 hour days spent writing this.

Special thanks are owed to the following people for their contribution whether it was technical, spiritual or both: Woodie, who put up with a lot and may still be my friend. My advisor, Professor Ascher Shapiro; he was there when I needed him. Chuck Harrison, a fraternity brother and the fellow who turned me on to the wonders of the electron. Bob Kerns, an electrical engineering undergraduate and fraternity brother, who took up when Chuck left MIT. And, finally, to my parents, sisters, and to Donna...always.

May 1977

J. Mark Deric

# TABLE OF CONTENTS

ABSTRACT	2
ACKNOWLEDGEMENTS	3
LIST OF FIGURES	6
CHAPTER IINTRODUCTION  1. 1 The Problem 1. 2 Specifications 1. 3 Dedicated-task Microprocessor Approach Block Diagram Description 1. 3. 1 Overview of Microprocessor and Memory 1. 3. 2 Overview of Input/Output Components 1. 4 Purpose and Scope of this Thesis	7 7 9 10 11 12
CHAPTER IIHARDWARE DESIGN  2. 1 Background  2. 1. 1 What Can a Byte Represent  2. 1. 2 How a Byte is Represented Electronically  2. 1. 3 How is a Byte Manipulated  2. 2 The ProcessorMPU, Clock, and Reset  2. 2. 1 The Processors Internal Workingsthe Nitty Gritty  2. 2. 2 How the Processor "Sees" Memory  2. 2. 3 How the Processor Views System Output  2. 2. 4 How the Processor Views System Input  2. 3 MemoriesRAM, ROM, and Select Circuits  2. 4 PIA, A/D, and Multiplexer: System Input  2. 5 PIA and D/A: System Output  2. 6 Power Supply	16 16 17 20 24 27 30 37 39 42 44 52 58
CHAPTER III SOFTWARE DEVELOPMENT: AN EXAMPLE 3.1 The Problem: Algorithm Goal vs. Instruction Capability 3.1.1 Instructions: The Program Building Blocks 3.1.2 The Ideal Profile Algorithm 3.2 The Implementation	60 61 61 64
CHAPTER IVEVALUATION AND RECOMMENDATIONS	69
REFERENCES	71
APPENDIX	73

# LIST OF FIGURES

rigure	1hexadecimal-to-binary Conversion	19
Figure	2Output Stage Thevenin Equivalent	22
Figure	3Hardware Controller Circuit Schematic	28
Figure	4Motorola's Suggested Reset Circuit	32
Figure	5555 Timer Block Diagram	33
Figure	6Open-Collector Output	35
Figure	7Memory Map	37
Figure	8MPU Read Timing	40
Figure	9MPU Write Timing	41
Figure	10RAM Read Timing	46
Figure	11RAM Write Timing	47
Figure	12Actual System Read Timing	43
Figure	13Actual System Write Timing	49
Figure	14A/D Method Comparison Chart	54
Figure	15Basis for Partial Multiply	67

#### CHAPTER I-INTRODUCTION

### 1.1 The Problem

The work of this thesis is part of the MIT Knee Project, a research effort determined, eventually, to produce a blueprint for dynamically optimal prostheses for above-knee (A/K) amputees. So far, two computer controlled prostheses have been built and operated simulating the knee dynamics of a variety of conventional prostheses (i.e., constant friction, damping proportional to velocity, etc.) as well as some unconventional, previously untested types of knee control in a man-interactive setting. The first prosthesis is hydraulically powered and is capable of responding to computer commands with positive power at the knee. The second prosthesis, to which the work of this thesis is directed, is a passive device only

capable of providing dissipative torques at the knee by a computer controlled, magnetic particle brake (MPB)/transmission system. Both prostheses are fully instrumented to provide the computer with heel contact, toe contact, angular position, angular velocity and knee torque information. The MPB prosthesis, in addition, has torque feedback control for the MPB. This allows direct control of brake torque with the appropriate signal at the reference input of the feedback controller.

Although use of these two prostheses with an on-line PDP-11 in the MIT Knee laboratory has produced some significant results in terms of evaluating knee control and characterizing amputee behavior, the simulator system is limited by the size of the controller, the cabinet-sized PDP-11. With a portable controller, able to be carried inside the prosthesis or in a purse-sized carrying case, the passive MPB simulator would be made more mobile. Accessability to amputee test subjects would be enhanced since the system could be taken to clinics and hospitals. Walking trials, during which the amputees evaluate the implemented control modes, would become more realistic in that the amputee's range would not be limited by the umbilical cord from the stationary computer. Furthermore, a resident controller is a necessary development toward a commercially available optimum prosthesis.

The prosthesis controller must be versatile. It must be capable of simulating the control modes of current interest and it must be capable of implementing more complex, anticipated control schemes. Among the anticipated schemes are those involving

electromyographical (EMG) control and those which change control mode as the type of gait (i.e., walking, running, climbing stairs, etc.) is changed. Consequently, the device must be able to perform arithmetic computations and make logical decisions quickly.

This thesis proposes a microprocessor-based controller to meet the need for a versatile, portable control system for the MPB prosthesis.

# 1.2 Specifications

The technical specifications for the controller are as follows:

- A. Costs less than \$500
- B. Capable of handling up to 6 analog inputs with 8-bit resolution
- C. Capable of producing one analog output with 8-bit resolution
- D. Able to be installed in the prosthesis or carried in a small satchel
- E. Able to perform the most complex control algorithms in under 20 milliseconds
- F. Control programs must be quickly interchangeable
- G. Must operate for 12 hours on a modicum of batteries

These specifications were determined in a meeting of the Knee Project on 17 February 1977. 8-bit resolution of the inputs and outputs implies an accuracy limit of ±.4% of full scale for reading and writing data. It was decided that this accuracy is sufficient. The 20 millisecond turnaround time limit was experimentally determined to be the longest delay time not noticeable to the amputee. The cost was determined by budgetary constraints, and the remaining specifications define the portability requirement.

# 1.3 Dedicated-task Microprocessor Approach-Block Diagram Osscription

To incorporate the versatility of a digital computer and the portability of a transistor radio into the controller design, a microprocessor, the Motorola MC6800, was chosen as the fundamental building block for system design. In this application the microprocessor's sole function is to calculate MPB torque based on the inputs and according to the program stored in memory; hence, it is called a dedicated task microprocessor system. The scheme is presented in overview in the following two sub-sections.

# 1.3.1 Overview of Microprocessor and Memory

The microprocessing unit (MPU) and the memory are the heart of the system. The MPU is similar to the central processing unit or CPU of a full scale computer. However, its instruction set (i.e., its list of elemental operations) is more limited; its input/output (I/O) control is less sophisticated; and its speed is slower than that of the full CPU. The memory is the storage device for both program and data. The basic unit of stored information is the byte. (In most microprocessors, including the MC6800, a byte is an 8 digit binary number in which each digit is called a bit. The bits are labelled from the leftmost bit to the rightmost,  $b_7-b_0$ .) The memory is organized so that each one byte storage location has a binary address or addresses to which it is unique. There are two types of memory, read-only-memory (ROM) and random-access-memory (RAM). is used primarily for program storage and fixed data storage, since the MPU cannot change its contents. RAM is used as a scratchpad for intermediate computational results and as a temporary buffer for short term storage: the MPU can change its contents. reprogrammability can be accomplished by mounting the ROM in Then, the program can be changed by simply unplugging the sockets. current ROM and replacing it with another.

The MPU acts as the organizer for system operation as well as the arithmetic logic unit. When the system is started up, the program counter (PC), a register (i.e., a location containing a

binary number) in the MPU, is set to a value specifiable by the programmer. The binary number in the program counter corresponds to the address in memory of the first instruction. The MPU reads the byte corresponding to that address and interprets it as an The program counter is incremented, pointing to the next sequential location in memory. If the instruction requires arguments, they are read from the sequential memory locations, always incrementing the program counter after each program byte is read. Instructions tell the processor to A) manipulate internal MPU registers, B) access (read/write) any location in the memory, or C) manipulate the contents of external memory locations. (A detailed example of instruction execution is given in the last paragraph of 2.1.3.) When the execution is complete, the next instruction is taken from the address specified by the program counter. be the next sequential memory location or, if the last instruction changed the program counter, any other memory location. manner. a program is executed.

The memory acts only as support for the MPU. When the ROM is given an address, its job is to provide the MPU with the contents of the location. When RAM is given an address, its job, depending on whether the MPU is making a read or write, is to make the specified location available for the action.

# 1.3.2 Overview of Input/Output Components

When the tin man got a heart, he already had eyes and a

To complete the controller system, input/output (I/O) mouth. capability must be provided. The system must be able to convert information in byte form (digital information) into continuously variable (analog) voltage or current and vice-versa. The latter is compatible with the MPB and the knee instrumentation, whereas, the former is not. Analog-to-digital (A/D) and digital-tc-analog (D/A) converters controlled by the MPU via a programmable interface (i.e., information link) buffer perform these functions. The programmable buffer is called the peripheral interface adapter (PIA). It is able to simultaneously handle two channels of data, each moving a byte of data in either direction. Furthermore, the PIA can generate control signals for the peripherals (the D/A and A/D, in this case) at MPU command and it can present interrupt requests to the MPU if the microprocessor allows it. (An interrupt causes the program counter and all of the other internal registers to be saved. The program counter is then loaded with the starting address of the special interrupt program. This program attends to the special case for which the interrupt was generated. When the interrupt program is finished, the internal registers are reinstated and the main program is continued.) In the system configuration, the A channel of the PIA is used for input and the B channel is used for output. To expand the input section to handle 8 different inputs, an MPU controlled multiplexer is provided. The multiplexer controls which input goes to the A/D at any time.

To input data, the MPU first selects the appropriate multiplex channel. The MPU then programs the A side of the PIA for

the A/D conversion. It does this by writing into two PIA registers, which it sees as addressable memory locations. The now-programmed PIA sends a signal to the A/D telling it to start the conversion. When the successive approximation A/D is complete, the result is stored in the PIA data register. At the same time, the converter signals the PIA which in turn presents an interrupt request to the MPU. The MPU acknowledges the request and begins the interrupt program. This program writes into the PIA control register to inhibit further conversion and then reads the result from the data register. Control is returned to the main program.

To output data, the MPU programs the B side of the PIA only once in the beginning of the control program. As above, programming is done by writing into PIA registers which look like memory locations. The system is configured so that the D/A continuously converts the byte stored in the B side data register into the corresponding analog signal. As the MPU updates the contents of the data register, the analog output is automatically updated.

# 1.4 Purpose and Scope of this Thesis

The purpose of this thesis is fourfold. First, it provides a microprocessor-based control system design which meets the specifications outlined in Section 1.2. Secondly, it fully describes and documents the controller's hardware (the electronics) and its

Chapter II is dedicated to the hardware. It is intended as a pedagogical tool as well as a technical document. Third, this thesis in Chapter III provides an example of software development (the development of the program stored in memory, i.e., the software). That chapter is a description of the implementation of the Ideal Swing-Phase control algorithm [4]. Implementation was simulated on the MC6800-based Exorciser (Motorola tradename) microcomputer system. Finally, Chapter IV evaluates the design in light of alternatives and in light of possible uses.

#### CHAPTER II—HARDWARE DESIGN

# 2.1 Beckground

Implementation of the scheme presented in Section 1.3 requires full understanding of the byte and its constituent bits, i.e., what can a byte represent, how is a byte represented electronically, and how may a byte be manipulated. When these questions are answered, it will be easy to view the controller as a machine which manipulates electronically represented bytes and uses them according to what they represent to perform its function.

# 2.1.1 What Can a Byte Represent

Depending on its context, the byte can represent a number of different things. In the simplest case, the eight bit binary number may represent an integer from 0 to 255. In this, the unsigned binary representation, b<sub>7</sub> is the most significant bit (MSB), and b<sub>0</sub> is the least significant bit (LSB). A byte may represent a signed integer in two ways. If the byte represents a signed binary number, it may have a value from -127 to +127. The magnitude is determined by  $b_{a-}$ bo. evaluated as an unsigned binary number. be being the MSB. b<sub>7</sub>, the sign bit, is 1, the number is negative, otherwise it is positive. If the byte is interpreted as a 2's complement number, it may have a value from -128 to +127. If  $b_7$  is 1, the value is negative. Its magnitude is determined by changing the value of each bit (the Boolean negate operation,  $\sim b_x \rightarrow b_x$ ), adding 1 to the result and evaluating the sum as an unsigned binary number. If by is positive the byte value is the same as the unsigned binary value. A byte may represent any other quantity if it is interpreted as being multiplied by an implicit scale factor. For example, the 2's complement byte 1000000 (=-128) may represent -352 ft.-lbs. if the implicit scale factor is 2.75 ft.-lbs. The accuracy of this representation is limited by the scale factor. The byte can only stand for integral multiples of 2.75 ft.-lbs. Hence, a value of 4.132 ft.-1bs. can only be approximated as either 2.75 ft.-1bs. (by 00000001) or as 5.5 ft.-lbs (by 00000010). The byte is said to

resolve the full range of representations into increments of the scale factor. The accuracy limit is called the resolution. If the scale factor is divided by the full scale range, a percentage of the full scale to which the binary representation is accurate results. This is the percent resolution and is constant for a given number of bits in the byte. This use of resolution appears in the specifications.

A byte may be interpreted as an instruction. In the appendix (pages 74-76), a list of MC6800 instructions appears. those tables in the columns labelled OP, two-digit hexadecimal (base 16) numbers are listed. Those hexadecimal numbers correspond to unsigned 8-bit binary numbers, which, when read as instruction bytes by the MPU, cause the appropriate operation to be performed. example, when the MPU reads the byte 00111110 (hexadecimal 3E, where A-F represent 10-15) from the memory as an instruction, the wait for interrupt operation (op column listing 3E) is performed. The hexadecimal notation used in the Motorola document will be used to represent bytes or double bytes <two bytes strung together to constitute a 16-bit binary number in the remainder of this thesis for the sake of text economy. This will be done without the use of a subscript indicating base 16; the context will indicate the If one realizes that by grouping bits four at a time notation. starting with the least significant four and evaluating the groups, he can obtain the hexadecimal value (as demonstrated below in Figure 1>, conversion can be done

binary 00111110 parses to 0011/1110  $0011_2=3_{16}$   $\downarrow$   $\downarrow$   $\downarrow$   $1110_2=E_{16}$  3 E the result is  $3E_{16}$  as in the text.

Figure 1 - Hexadecimel-to-Binary Conversion

# by inspection.)

A byte may represent a memory location. As mentioned earlier, each memory location has an address, which, in the case of the MC6800, is a 16-bit unsigned binary number. To each address, there must correspond only one memory location. Consequently, two bytes, one representing  $b_{15}$ - $b_8$  and the other  $b_7$ - $b_0$  of the 16-bit address, specify a memory location. In some cases, if  $b_{15}$ - $b_8$  are all zero, a single byte is sufficient to represent a memory location.

Finally, a byte may be viewed as a collection of bits which are interpreted individually or in groups. Bits have two different states, "1" or "0"; these states have been alternatively viewed as "true" or "false", "on" or "off", "high" or "low", and "yes" or "no". Expanding this to the general case, a bit may be used to represent anything which has only two states. A byte; in which bo indicates heel contact,  $b_1$  represents toe contact,  $b_2$ - $b_4$  is interpreted as the last multiplex channel to be selected, and the other bits are unused; is an example of this representation. As a unit the byte is meaningless, but its constituent bits bear

information.

# 2.1.2 How a Byte is Represented Electronically

Within each integrated circuit component (IC), the electronic representation of bytes is irrelevant to the designer. However, when bytes are to be transferred from component to component, the electronic representation becomes important. may be represented serially or in parallel. In serial mode, a single circuit node sequentially represents each bit of the byte. That is, during the first time period, the node stands for b<sub>7</sub>; during the second time period, the node stands for b<sub>6</sub>, etc. node exists as a conducting lead coming out of the IC (called a pin) and is thereby externally accessable. (Together, the pin and all the conductors wired to it are called a line.) In parallel mode, exclusively used in the controller, there are 8 circuit nodes, each corresponding to a bit of the byte. Consequently, there are 8 pins emanating from the IC (or chip) for each one byte, parallel, I/O port. In both representations, the value of each bit is determined by the voltage at its corresponding node. (In the serial case, "corresponding node" must include not only a physical place, but also a time element.) A voltage close to the positive power supply voltage represents a "1"; while a voltage close to ground (negative supply voltage) stands for "0". Lines carrying two discreet voltages are called digital lines. Using either mode, bytes can be input if voltages are externally applied to the appropriate pins at the right time; and they can be output if voltages are internally supplied.

There are some important considerations to be dealt with in designing parallel I/O between components; the designer must understand some details of the transfer of each bit. First, he must have a model of the output stage which puts the high or low voltage at the output pin. Second, he must understand the characteristics of the circuit behind the input pin (or pins if more than one input is taken from a single output). And, third, he must have a model of the line connecting them. For the digital logic chips used in this design, the output stages when in the high state may be modelled as a Thevenin equivalent network (see Figure 2, below) in which the voltage source is 5 volts (the supply voltage) and the series resistance is determined by computation from the device specifications as follows:

 $R_{EQ} = (5 \text{ volts} - V_{OH}) / I_{OH(MAX)}$ 

where  $I_{OH(MAX)}$ = maximum high level output current, and  $V_{OH}$ = the voltage output when  $I_{OH(MAX)}$  was measured.

When the output is low, the model for this application becomes a low voltage source with a maximum current rating above which the device




Figure 2-Output Stage Thevenin Equivalent

may fail. The inputs are characterized when the applied voltage wants to go high as capacitors which require charging. A "1" level is not garaunteed to be input to the device until the voltage on the capacitor reaches a minimum threshhold. In some cases the effective input capacitance is given in the device specs as Cin; however, if it is not, a safe approximation can be obtained by assuming a capacitance equal to test load capacitance the manufacturer used to determine the device's switching speeds. The threshhold voltage is always given in the specs as  $V_{\text{PM(min)}}$ . When the input pin is held low, it may be modelled as a current source. The current is given as  $I_{R,(MAX)}$  in the device data sheet. Lines connecting pins are modelled as an infinite number of incremental resistances and capacitances in the low pass filter configuration. Fortunately, such systems represent pure delays, rather than waveform decomposers, as a single pole would. This is because in a system with infinite poles, phase is linear in frequency. In this application, since the system is relatively small and the lines will be short, the delay is taken to be negligable.

As a result of these models, the designer must be careful of two things to insure successful bit transactions. If a low value is to be transferred, he must design so that the source currents from all of the inputs (called loads) on the same line as the output do not add up to a total current greater than that which the output can safely sink. If a high value is transferred, he must make sure that the capacitance from all the loads does not slow the transfer down to the point where overall system timing is incorrect. When

transferring bits from a chip of one type logic to a chip of the same family (e.g., Transistor Transistor Logic, TTL, to TTL) the designer need not concern himself with the above details, as the manufacturer specifies that the output of any family device will drive up to so many loads of family devices and still meet the other specs. The number of inputs is called fan out. However, if the bit is to go from a chip of one family to a chip from another, unless the manufacturer states that his output will drive some number of another family's inputs and the specifications at which it will do so, the designer must consider the above.

# 2.1.3 How is a Byte Manipulated

Bytes are manipulated by the internal MPU hardware in response to both software (the instructions read as bytes from the memory) and externally applied hardware control signals. An external control signal may be viewed as an independent bit, not associated with any byte, to be input to the MPU. The bit is represented electronically as a voltage and is constantly input to the MPU via a pin corresponding to the control input which the bit represents. Depending on the state of the control signal, i.e., whether it is "high", "low" or in transition, action is taken or not taken. During one command, whether software instruction or hardware signal, the MPU may manipulate bytes in any combination of the following ways: input, output and alter in a prescribed manner (command dependent). The ordering of these byte manipulation tasks


is given by the internal MPU hardware's fixed interpretation of the command. It is given in terms of MPU cycles, also called clock cycles, the number of which vary from command to command. MPU cycles are determined by an external clock circuit, the output(s) of which oscillates from the high voltage 1, to the low voltage 0. Clock state transitions occur rapidly with a regular period producing an approximately square wave(s). The MC6800 requires two clock inputs, the  $\phi_1$  input, and the  $\phi_2$  input.  $\phi_1$  and  $\phi_2$  are  $180^\circ$  out of phase. The rising edge of the  $\phi_1$  clock, the transition from low to high (sometimes designated  $\phi_1 = \uparrow$ ), delineates the beginning of a machine (MPU) cycle. In the Appendix (page 77), there appears a cycle-by-cycle summary of the MPU's I/O tasks for all of the MC6800 instructions. Since byte alteration tasks are entirely internal, there is no need to know their ordering.

For an example of command execution, consider the INC instruction (Appendix, page 78) in the extended address mode (see Chapter #3 for addressing modes). This instruction INCrements (by 1) the value in a memory location specified by the two bytes whose addresses follow the instructions address. (In general, the instruction is referred to as the operation; and its corresponding byte, the op code. The contents of the memory location to be used in the operation is called the operand; and its address, the operand address.) This instruction requires 6 MPU cycles. When  $\phi_1$  rises, starting the first clock cycle of INC, the MPU's two byte, parallel output port designated for address (called the address bus, having 16 lines,  $A_{16}$ - $A_{0}$ , from the MPU) is set by the program counter


to the op code address in memory. Also, the MPU sets two independent output bits, which control the interface to memory. One is the Valid Memory Address (VMA) bit, which indicates that the address on the bus should be acted on by memory, if it is 1. If the VMA line voltage is low, corresponding to a 0 bit value, the address should be ignored. The other MPU generated control signal is on the Read/Write (R/W) line. If the line is high voltage, R/W = 1, the cycle is an MPU read data; if R/V = 0, it is an MPU write. In the first INC cycle, both VMA and R/W are high, indicating that this is a valid memory read cycle. The task timing is organized so that data is never set up on the pins of the parallel, one byte, I/C port (called the data bus) until half-way through the clock cycle, when ♠2 goes high. When this happens, the op code is set up on the data bus lines by the memory and is read by the MPU. The program counter is then incremented to point to the next memory location, op code address + 1. Reading the op code is the first cycle task of all software instructions. The  $\phi_1$  rise which starts the second clock cycle, tells the MPU to set the address bus to the value of the program counter to read in the first byte of the operand address. Hence, the VMA line and the R/W line are is. When the  $\phi_2$  clock goes high, the high order byte, bits  $A_{15}$ - $A_{8}$ , is read. The program counter (PC) is incremented. The third cycle is similar, reading the low order operand address byte, bits A7-A0. At the start of the fourth cycle, the operand address is put on the address bus to read in the opperand. VMA and R/W are still high.  $\phi_2$  again governs the actual read. The program counter is not incremented since this read was not of an instruction or an argument. (An argument is the byte (s) in the memory directly following an instruction, used to further define it. In this case, the argument is the operand address, not the operand itself.) During cycle 5, the VMA line is low, indicating that the MPU will not be doing I/O and that the address lines should be ignored. Presumably, it is during this cycle that the MPU increments the operand, since it is now in an internal register. The incremented value is output in the final cycle. Hence, when  $\phi_1$  goes high, the operand address goes on the bus, VMA is 1, and R/W is 0.  $\phi_2$ 's subsequent, high state causes the incremented value to be returned to the location from which the original data was taken.

# 2.2 The Processor—MPU, Clock, and Reset

This section starts the technical description of the controller hardware, shown schematicly in Figure 3. A complete description of each of the components can be found among references [2, 8, 11, 12, 13, 15]. In the schematic, the components represented as boxes are IC's; the labels inside the periphery correspond to pins. The labels include both the pin number, which describes the physical location of the pin on the chip (if applicable), and a mnemonic for the pin function. The symbolicly represented components are labelled once. It is assumed that the reader can identify the



PAGE #28



operational amplifier, the comparator, the transistors, and the passive components. The symbols labelled with a 74 as the first two non-fractional characters are transistor-transistor logic (TTL) components. Each one performs a logical evaluation of the digital inputs (as mentioned above 1=true, 0=false), according to what type of component it is, and outputs the digital result.

Based on price inquiry to Cramer Electronics in Newton, Mass., the price for the drawn system, including the mounting hardware (component sockets, unetched printed circuit board, etc.), would be under \$400.

The pictured system, can be built on two printed circuit boards, each about 2.75 inches square, which, when stacked, would be about .75 inches high. This is based on a calculation of the area required for the larger components (all the components that would be packaged in dual-in-line, DIP, packages), multiplied by two to allow spacing and room for the smaller components.

In the schematic, the MPU chip and the clock module are labelled explicitly. The reset circuit is comprised of the timer IC, the passive components connected to it, the 7406 (symbolically represented, labelled elsewhere), and the resistor connected to it. Since the clock and the reset circuit, which sets the program counter to its initial value during power-on startup, are both essential to the MPU's operation, the three can be viewed together as performing the processor function. The following four subsections describe details of the processor "unit".

# 2.2.1 The Processor's Internel Workings—the Nitty Gritty

The voltages to the clock inputs of the MPU, labelled  $\phi_1$  and  $\phi_2$  in the schematic, have specified requirements in the time domain given in the appendix (page 81). These specifications describe what can be approximated as two square waves (in the frequency range of .1-1.0 MHz), 180° out of phase which never overlap (i.e., both waves can never be in the high state at the same time). The approximation accounts for the fact that a perfect square wave can not be realized in a real system because of finite state transition times, overshoot, and other unavoidable dynamic phenomena. specifications, in this case and in others to be presented later, quantify the allowable (or even the required) deviation from the approximation. The specified clock input is obtained in the controller system by using the Motorola MC6870A Clock Module [8] (see output waveform in Appendix, page 82) designed to have pins  $\phi_1 N$ and  $\phi_2N$  connected directly to the  $\phi_1$  and  $\phi_2$  pins of the MPU as shown in the schematic. The clock module was chosen to have the maximum running frequency of 1.0 MHz implying an MPU cycle time of 1 microsecond. The Clock Module also has available a  $\phi_2$  output for use by the other system components in synchronizing their actions with the MPU. This output, labelled  $\phi_2 T$ , is able to drive 5 standard TTL inputs.  $\phi_2$ T leads  $\phi_2$ N by a minimum of 15 nanoseconds to accomodate system delays (discussed in subsequent sections).

The reset input to the MPU, labelled RES with a bar over it

(indicates the negate of a "true" signal, i.e., a "false", causes the action which the mnemonic describes; called RES-bar), deals with power-on initialization. When the power goes on, the MPU wants to see the reset input held low for at least 8 machine cycles after the supply voltage, V<sub>CC</sub>, reaches its steady state value of 5 volts. When the reset line goes high, the first clock cycle after the next  $\phi_2$  rising edge is used to read location FFFE<sub>16</sub>. The details of read operations will be presented in the next subsection. The byte read is used as the most significant, or high order byte of the 16-bit program counter. The next MPU cycle is used to read location FFFF16, which is used as the low order byte of the initial PC value. In the third cycle, the initial PC value is put on the address bus to bring in the first program instruction and the MPU is off and running. The circuit used to provide the reset input is a minor modification of the circuit Motorola suggests [9] (shown with its output waveform as Figure 4). The circuit is based on the 555 timer The timer's operation is based on two comparators, a flip-[13]. flop and a dicharge transistor. A block diagram of its internal structure is given as Figure 5. The comparator connected to the trigger input, pin 2, compares the analog voltage at that pin to 1/3 Vcc, if the input voltage is lower, it causes the flip-flop to set the timer output to "1" and makes the path from the dicharge pin (pin 7) to ground look like an open circuit. The comparator connected to the threshhold input, pin 6, compares the analog voltage at that pin to 2/3 V<sub>CC</sub>, if it is higher, the internal flipflop sets the output to "0" and makes the discharge pin to ground




Figure 4--Motorola's Suggested Resat Circuit (Source: [9])




Figure 5-555 Timer Block Diagram (Source: [11])

path look like a closed circuit. Hence, with the external components as shown in the schematic, the timer output behaves as follows: 1) When the power is turned on and reaches a sufficiently high level that the timer can operate (min. voltage which guarantees operation listed in spec. sheet as 4.5 volts), both capacitor voltages will still be below 1/3  $V_{CC}$ . 2) Hence, the output is set to "1" and the dicharge path is open. 3) This allows the threshold RC circuit to charge the capacitor. The time constant for this RC is 400 ms. It will charge up to 2/3 V<sub>CC</sub> in about one time constant. 4) When the RC gets to that value, the output is reset to low and the discharge path is closed. threshhold capacitor is discharged. 5) By this time, the trigger RC circuit has gone four of its time constants: so, the capacitor voltage is very close to  $V_{CC}$ . Hence, both the trigger and threshhold inputs are stable in this configuration and no more action will occur until the power is next turned on. To produce the waveform in Figure 4, the output from the timer must be negated ("1" voltage made zero and "0" made one, the Boolean negate described

This is done using a 7406 inverter, which outputs the above). digital opposite, "negates", the input. This is a digital logic component from the TTL family; so, there is no problem driving it with the 555 which is specified to drive TTL. The resistor following the inverter is used because the output of the 7406 is a special type called "open collector". Open collector outputs make available at the output pin of the chip the collector of an NPN transistor to ground as shown in Figure 6. The transistor represents a short to ground when the output is low and an open circuit to ground when the output is high. Consequently, with the external resistor, the output pin, when high, acts as the model presented above with a Thevenin equivalent resistance equal to the resistor, and, when low, acts as the model above with the current limit equal to the collecter-emmitter current limit of the transistor. output drives the reset of the MPU and the PIA with no problem, holding the line down for 400 ms, allowing the clock to start up (crystal clocks take about 100 ms after full voltage to start) and count 8 cycles (.008 ms at 1 MHz) with room to spare.

Internally, the MPU performs the system organization and arithmetic logic functions according to the software instructions and the hardware inputs of which reset is an example. Performance of these functions requires the MPU to work with bytes internally, to deal with memory, and to deal with controller system I/O. The hardware view of the latter two functions are presented from the MPU standpoint in following sub-sections. The internal byte manipulation hardware need not be considered. The only hardware




Figure 8--Open-Collector Output

inputs used in the controller system, besides the reset (which can be viewed as within the processor "unit"), are the interrupt request and the data bus enable. When the MPU pin labelled IRQ-bar (interrupt request, active low), is brought low externally, an interrupt of the MPU's action may be caused after the current software instruction is processed. The internal handling of an interrupt, briefly explained in 1.3.2, is presented in more detail in the last paragraph of 3.1.1, after the internal machine structure is described. The data bus enable (DBE in the schematic) is used to tell the MPU when the data bus should be read from or written to. The input to DBE is taken from the  $\phi_2$ T output. When it is high, during the second half of the machine cycle, the data pins are in their normal read/write mode. When the DBE is low, the data pins go into a high impedance, inactive mode. In this state, the MPU data pins look like very high impedance inputs from the outside, and they are unable to read data on the bus. Other hardware inputs on the MPU chip include the halt input (labelled HALT in the schematic), the non-maskable interrupt (NMI), and the three-state control. These unused inputs are available on the MC6800 largely for applicational versatility and are commonly used in larger systems for single cycle execution, and direct memory access. systyem, these inputs are connected to the appropriate voltage level for normal operation.

# 2.2.2 How the Processor "Sees" Memory

The processor has 16 address pins, allowing it to access 216 or 65.536 different memory locations. Since this system only has 2K (2,048) bytes of ROM (2 Intel 2708s [2]), 128 bytes of RAM (Motorola MCM6810-L [8]), and 4 locations for PIA registers (Motorola MC6820 [8]) on the address bus, each memory location can be specified uniquely using only 12 pins. (2<sup>12</sup> is 4.096, greater than the number of memory locations.) Hence, only address pins A<sub>15</sub>, A<sub>14</sub>, and A<sub>9</sub>-A<sub>0</sub> are used to address memory. The other address pins are not connected to the memory location selection circuitry. This arrangement is described graphically in Figure 7, the MPU's memory map shown below. In the memory map, the bit values of each of the address lines are shown for different types of memory; X's stand for variable bits, which when set to 1 or 0 specify a location in the memory type, and D's stand for don't care, that is, if all the other bits are set to values according to the map, the location is specified regardless of the values of the D's.

37

Mem Type	A <sub>15</sub>	Ala	A <sub>13</sub>	A12	A11	Aio	Ag	Ag	A7_	As	As	A	A3	A <sub>2</sub>	<u> </u>	A <sub>O</sub>
RAM		0														
ROM	1	X	D	D	D	D	X	X	X	X	X	X	X	X	X	X
PIA	0	1	D	D	D	D	ם	D	D	D	D	D	D	D	X	χ

Figure 7-Memory Map

Consequently, when the MPU sets address FFFF on the bus, it addresses the same location as it would had it put out address C3FF.

From the MPU's standpoint, each location has several addresses; however, as stressed earlier, each address only has a single corresponding location.

During an MPU read cycle (a machine cycle in which a read from memory is to occur), the MC6800, with an address delay, tan, of no more than 300 nanoseconds from when  $\phi_1N$  reaches 4.7 volts, will have the address lines, the R/W line, and the VMA line properly set. Motorola states that this will occur even in the case of the maximum load, one standard TTL load ( $I_{IL}=1.6\text{mA}$ ,  $C_{in}>15\text{pF}$ ) [8]. guarantees that by the address delay time the MPU will have those lines up to a voltage of at least 2.4 into the TTL load if the output is to be high, and will have them down to below . 4 into the TTL if the output is low. This works well with TTL threshholds, since standard TTL reads voltages greater than 2.0 as "1", and voltages less than 0.7 as "0". In the read operation, the address lines carry the variable address, while the R/W and VMA carry 1s. In reponse to these signals, the MPU expects the memory to supply the data bus with the value of the location before 100 nanoseconds prior to the time when  $\phi_2N$  falls below 4.7 volts. 100 nanoseconds is the data setup time, tosk(min), required for the read operation; 100 nanoseconds of correct data must be provided to the MPU before  $\phi_2$ N falls putting the data bus in the high impedance state via DBE. Near the end of the read cycle, the MPU holds the address lines, the R/W, and the VMA line at their values for at least 50 nanoseconds after  $\phi_2N$  goes below .3 volts. This is called the address hold time, tan. The MPU expects that the memory will hold the data on the bus for at least the minimum output data hold time,  $t_H$  (=10ns), after  $\phi_2N$  goes below .3 volts. Since, the actual value read is the value on the bus when it is disabled, this insures that the data does not change before that occurs. The read timing is shown below in Figure 8 (Source: [8]).

During a write cycle, the address setup information presented for a read still applies; however, the R/W line is set low to indicate a write. After this, the MPU sets the data to be written into memory on the data bus. This is done in no more than 225 nanoseconds, the data delay time for a write  $(t_{DDW})$ , after the DBE line from  $\phi_2T$  goes above 2.0 volts enabling the data pins. The MPU holds the data on the bus until at least  $t_H$ , 10 nanoseconds, after the DBE falls below .8 volts. With this information, the MPU expects the memory to read the output and to store it in the addressed location. The write timing information is presented below as Figure 9 (Source: [8]).

#### 2.2.3 How the Processor Views System Output

The MPU controls the system output through the B side of the PIA by writing into its internal registers. These B side registers can be accessed in either direction (input or output) in the same way as memory, except that there are three internal registers and they have only two addresses. The address of the B side control register, CRB, is 4003. The functioning of various aspects of the PIA is determined by the values of the low order 6 bits in the CRA

#### MC6800

#### MAXIMUM RATINGS

Rating	Symbol	Value	Unit
Supply Voltage	Vcc	-0.3 to +7.0	Vdc
Input Voltage	Vin	-0.3 to +7.0	Vdc
Operating Temperature Range	TA	0 to +70	°C
Storage Temperature Range	T <sub>stq</sub>	-55 to +150	°C
Thermal Resistance	BJA.	70	OCW

This device contains circuitry to protect the inputs against damage due to high static voltages or electric fields; however, it is advised that normal precautions be taken to avoid application of any voltage higher than maximum rated voltages to this high impedance circuit.

READ/WRITE TIMING Figures 2 and 3, f = 1.0 MHz, Load Circuit of Figure 6.

Characteristic	lodmy2	Min	Тур	Max	Unit	
Address Delay	CA?	_	220	300	ns	
Peripheral Read Access Time  *sec = tut (tAD + tDSR)	<sup>t</sup> ecc	-	-	540	ns	
Data Setup Time (Read)	tosa	100	-	-	ns ns	
Input Data Hold Time	tH	10	-	-	ns.	
Output Data Hold Time	74	10	25	-	ns.	
Address Hold Time (Address, R/W, VMA)	tAH.	50	75		us.	
Enable High Time for OBE Input	'EH	450	_	-	ns	
Data Delay Time (Write)	¢DDW	-	165	225	ns	
Processor Controls*  Processor Control Setup Time Processor Control Rise and Fall Time Bus Available Delay Three State Enable Three State Delay Data Bus Enable Down Time During of Up Time (Figure 3) Data Bus Enable Delay (Figure 3) Data Bus Enable Rise and Fall Times (Figure 3)	TPCS TPC: TPC! TBA TTSE TTSD TOBE TOBED TOBE:	200    150 300	-	 100 300 40 700   25	ns ns ns ns ns	

<sup>\*</sup>Additional information is given in Figures 12 through 16 of the Family Characteristics — see pages 17 through 20.

Start of Cycle

Start of Cycle

VCC - 0.3 V

0.3 V

VCC - 0.3 V

VCC -

MOTOROLA Semiconductor Products Inc. —

Figure 8-MPU Read Timing (Source: [8])




Figure 9-MPU Write Timing (Source: [8])

byte (the details of which will be dealt with in Sections 2.4 and 2.5). It is only these 6 bits of the CRB which can be directly written into by an MPU write. If the value of b2 of the byte in CRB (CRB<sub>2</sub>) is set to 1, the other PIA B address, 4002, represents a second internal register, the output peripheral register. register contains the value on the peripheral line, in this case the line to the D/A. If the value of  $CRB_2$  were 0, the address, 4002, would allow MPU access to the third B side internal register, the data direction register (DDRB). Each bit in DDRB corresponds to a bit in the peripheral output register; if a DDRB bit is 0, the corresponding bit in the peripheral register is used as an input, if 1, as an output. The MPU accomplishes system output by writing into the CRB and the DDRB, setting up the peripheral register as an output port. As the MPU subsequently writes into the peripheral register, the written value is put on the peripheral lines and becomes the new digital signal which the D/A converts into the output. Hence, after the B side of the PIA has been programmed once, system output appears to the MPU to be the same as a memory write.

#### 2.2.4 How the Processor Views System Input

The MPU views the A/D through the A side of the PIA. Just as in the case of the B side, there are three registers and two addresses; their operation is similar to that of the B side. CRA has address 4001 and DDRA/peripheral register A have address 4000.

As opposed to the system output, however, the input control requires setting the PIA to signal the A/D to begin and to signal the MPU with an interrupt when the A/D routine is complete. Hence, the PIA must be conditioned in a more complicated way and each time an input is to be read. Programming the PIA is still done using only reads and writes into the appropriate registers (the details of which will be dealt with later). The final write into CRA starts the A/D on the conversion algorithm. When the algorithm is completed, as a result of the setting of the PIA, that device signals the MFU by bringing the IRQ (interrupt request) line down to a 0. In this system, since this is the only possible cause for an interrupt request, the MPU recognizes the request and immediately starts attending to the A/D. Using a write into CRA, the MPU halts further conversion; then it reads the result of the routine, now on the PIA's peripheral lines, by reading the peripheral register. of the A/D is governed, then, by MPU reads and writes. It may be viewed from the MPU as a special part of memory.

The other aspect of the system input which the MPU must control is the analog input multiplexer. This is done using the otherwise unused address lines,  $A_{13}$ - $A_{10}$ , in a dummy read or write statement. The multiplexing circuit is configured such that when address line  $A_{13}$  is high, the binary value represented by  $A_{12}$ - $A_{10}$  ( $A_{10}$  being the least significant bit) is stored and applied to the multiplexer. This binary number, representing decimal 0-7, when applied to the multiplexer causes the analog channel with the same number to be input to the A/D. For example, the MPU's reading of

location 2400 not only causes the internal storage of the contents of the lowest memory address (also known as location 0000, since the bits which represent the 2 and 4 are in don't care columns), but it causes the multiplexer to be set to channel 1. Any memory access cycle in which the most significant hexadecimal digit of the address is 2, 3, 6, 7, A, B, E, or F has a one on the  $A_{13}$  pin and will set the multiplexer to the channel represented by  $A_{12}$ - $A_{10}$ . In this manner the MPU selects the input channel.

#### 2.3 Memories--RAM, RDM, and Select Circuits

The memory in the system is based on three chips, two ROM and one RAM. Each ROM contains 1024 locations addressable through 10 address pins on the chip. The RAM has a 128 byte capacity, with locations selectable through 7 address pins. On the three chips, the address inputs are labelled  $A_0$  through  $A_0$  or  $A_0$ , depending on the chip. These pins are connected to the address bus. That is,  $A_0$  on the memories is on the same line as  $A_0$  from the MPU and so on. In order to make a memory location unique for a given address,  $A_{15}$  and  $A_{14}$  are used to select only one chip from the three (and the PIA which is also on lines  $A_1$  and  $A_0$  of the address bus). This is conceptually simple in that two bits can represent four different things. How it works is the high two address bits can be viewed as being decoded to a one-of-four output, in which each one is applied

to the chip select input of one of the ICs. Hence, for any given value of the high address bits, only one chip is selected. The remaining connected address pins uniquely specify the memory location.


With the hardware schematic, the memory map, and the MPU read and write timing information (pages 28, 37, 40, and 41, respectively) in mind, the byte transfer interactions from the RAM's viewpoint are as follows (RAM requirements for read and write are presented as Figures 10 and 11, respectively. The actual worst case signals with which it is presented in this system configuration for read and write are presented as Figures 12 and 13): Whether in read or write mode, the RAM wants to see a stable address at its address pins at least 20ns before it is enabled (selected). It wants to see the stabilized R/W signal, also, before it is selected. When it is selected, its behavior is dependent on whether the mode is read or write. Looking at the pre-transfer setup, using the  $\phi_1$  clock's positive going crossing of the 4.7 volt threshhold as time=0, it has been shown above that the address information and the R/W line from the MPU is stabilized before time=300ns. This occurs with maximum load. The RAM, the ROMs, and the PIA (the four loads on the address bus) represent a load which is significantly less than the standard TTL load used to determine the delay time; they are all NMOS devices which have less input capacitance, less input low current (by almost three orders of magnitude), and the same (1 volt higher for the ROMD input high threshhold. Thus, the address delay on the bus should easily meet the 300ns specification, and the RAM will see

#### MCM6810A

# AC OPERATING CONDITIONS AND CHARACTERISTICS

(Full operating voltage and temperature unless otherwise noted.)

## FIGURE 1 - AC TEST LOAD




#### AC TEST CONDITIONS

Condition	Value
Input Pulse Leveis	0.8 V to 2.0 V
Input Rise and Fall Times	20 ns
Output Load	See Figure 1

#### READ CYCLE

READ CYCLE		MCM6810AL		MCM6810AL1		4
Characteristic	Symbol	Min	Max	. Min	Max	Unit
	tcvc(R)	450	-	350		ns
Read Cycle Time			450	-	350	ns
Access Time	tace	20	_	20	-	ns
Address Setup Time	'AS	0		0	-	ns
Address Hold Time	*AH	<del>                                     </del>	230	<del></del>	180	ns
Data Delay Time (Read)	toor	<del> </del>	230	0		ns
Read to Select Delay Time	trcs	<u> </u>	<del> </del>	<del></del>	<del> </del>	ns
Data Hold from Address	toha	10	<del> </del>	10	<del> </del>	+
Output Hold Time	tH	10		10		l ns
Data Hold from Write	WHQf	10	80	10	60	ns

# READ CYCLE TIMING



# Figure 10—RAM Read Timing (Source: [8])

MOTOROLA Semiconductor Products Inc. -

#### MCM6810A

	1	MCM6	810AL	MCM68	Ì	
Characteristic	Symbol	Min	Max	Min	Max	Unit
Write Cycle Time	t <sub>cyc</sub> (W)	450	-	350	••	Πs
Address Setup Time	<sup>t</sup> AS	20	-	20	1	ns
Address Hold Time	t <sub>A</sub> H	0		0	•	ns
Chip Select Pulse Width	¹cs	300	-	250	-	ns
Write to Chip Select Delay Time	₹wcs	0	-	0	-	ns
Data Setup Time (Write)	t DSW	190	-	150	-	ns
Input Hold Time	t <sub>H</sub>	10	-	10	-	ns




Figure 11—RAM Write Timing (Source: [8])

Figure 12—Actual System Read Timing




Figure 13-Actual System Write Timing

the address and the R/W before 300ns. When the RAM sees the chip select signals is a more complicated matter due to the delays from the symbolically represented low-power Schottky (LS) TTL gates which manipulate the control bit outputs from the processor. Furthermore, the actual internal chip select is only generated when all of the external chip select pins are in the selecting state. (Chip select pins are labelled on the schematic starting with the letters CS or CS-bar.) For the CSO select, the RAM sees the logical result of VMA AND 6.T. This means that the chip will not be selected until there is a valid memory address and the  $\phi_2$  half of the machine cycle has The logical result is obtained using two 2-input NAND started. Each NAND gate performs the logical AND operation and negates the result to produce the output. The first gate produces the NAND of VMA and  $\phi_2T$ ; the second gate produces the NAND of the result and 1, which is equivalent to a negate. So, the overall result is the negate of the NAND or an AND. Neither the loading on ♠2T, nor the loading on VMA is greater than the specified maximum load; so, they will appear as specified in their output data. timing of the CSO high input is delayed from t=0 by 445-475ns due to the delay from  $\phi_1 N=1$  to  $\phi_2 T=1$ . The two NAND gates add 18-37ns delay; this is within their specs, since the loading they see is small compared to their capability. Hence, the total delay is between 463ns and 512ns. The CS1-bar and CS2-bar inputs are driven directly by the address lines,  $A_{15}$  and  $A_{14}$ , which are loaded within spec; so, their delay from t=0 is 300ns maximum. Hence, the chip is selected no earlier than at t=463ns, allowing no less than 163ns address (and R/W) setup time, easily meeting the 20ns requirement.

In a read cycle, the maximum time the RAM will take from CS=1 to valid data on the bus is 180ns. This implies that relative to t=0, the latest time at which valid data will appear to the MPU is 692ns. This easily meets the MPU data setup time requirement, tDSR. After CS falls, the RAM holds the data on the bus for at least 10ns after the address becomes invalid. Thus, the MPU's data hold, the requirement is met. Data is read.

In a write cycle, the RAM expects a select pulse width of at least 250ns, which the  $\phi_2 T$  AND VMA easily provides. In addition, it requires a data setup time,  $t_{DSW}$ , of at least 150ns before the chip is disabled. The MPU requires a maximum of 225ns after  $\phi_2 T$  is high to have valid data on the bus. Relative to t=0, this may be no later than 700ns; however, since the chip disable does not go low until 918 at the earliest, the setup requirement is met. The MPU easily meets the RAM's 10ns hold time requirement, since it becomes disabled much later than the RAM and, even so, has at least a 10ns hold period after that.

The reader may consider himself lucky to be spared such an analysis for the cases of the PIA and the two ROMs, which are more complicated due to the address decoding NAND gates and the delay inherent in the power switching circuit involving the 2N2222 transistor. The analysis has been done and the MPU timing requirements and the memory timing requirements have been met with room to spare. One may perform the above analysis for the other memory elements using information presented in the data sheets for

the involved components [2, 8, 15].

There are two features of the memory design which distinguish it from a typical microprocessor memory design. First, the power supply to the ROM is switched, such that the device which normally requires 800 mW all the time only requires that amount when it is selected. When it is not selected the requirement is reduced to 20 mW. So, even if one ROM or the other is selected 25% of the time, which is a high estimate, the power savings is 1600 mW - 235 mW or 1365 mW. The second feature of the ROM is that it is a special ultraviolet eraseable/reprogrammable chip. Since this application is one in which the software, contained in the ROM, is not fully developed and certainly not finalized, the reprogrammability feature can be important. The erase/reprogram instructions for the EPROM (eraseable programmable read only memory) are presented in reference [2]. Additionally, there are facilities at MIT for reprogramming the Biomedical Engineering Center for Clinical Instrumentation (now located in Bldg. 20) has hardware for computer controlled EPROM programming, called promming.

# 2.4 PIA, A/D, and Multiplexer: System Input

As mentioned earlier, the PIA is capable of being programmed by MPU writes into the internal registers. The CRA is the primary programming register for the A side, which will be exclusively dealt with in this section. The state of the CRA determines the behavior of the two 1-bit peripheral device control ports labelled CA1 and CA2 on the schematic. CA1 may be used as an interrupt request input its behavior is controlled by bits 0 and 1 of CRA (CRAo and In the configuration used for the A/D conversion, CRA<sub>1</sub>). CRAo=CRA1=1 (other configurations and their meanings are available in reference [8]). This causes the interrupt request flag in the CRA, CRA7, one of the MPU inaccessable bits, to be set high when the CA1 pin is brought high. It also causes the IRQ-bar line to the MPU to be pulled down when CRA, goes high, generating an interrupt request. When the PIA is not being used for an A/D, CRAo is set to 0. This does not disable setting of CRA7, but it does disable the IRQ-bar line to the MPU so no interrupt requests are generated. Once CRA, is set, since it is inaccessable by the MPU directly, a peripheral register read is required to reset it (i.e., make it 0). CA2 may be used as an interrupt request generating input, or it may be used as a peripheral controlling output signal, depending on the state of CRAm. In this system it is used as an output to initiate the hardware A/D conversion sequence, CRAs is set to 0. The behavior of CA2 as an output is further controlled by CRA4 and CRA3, a summary of the various settings and their effects can be found in In this application, for initiation of the A/D routine, ref. [8]. CRA4 is set to a 1 so the value of the output on CA2 is the same as the value in CRA3. The secondary programming register, DDRA, is set such that the peripheral register is used as an input.

The system uses a modification of an external hardware

successive approximation type A/D converter presented in ref. [1]. This method of conversion was chosen because of its relatively fast speed and low cost (see Figure 14, Source: [1], which compares A/D techniques for the 6800). The basis for the successive

	Succe	esive Approxir	nation	Dual Ramp				
Characteristic	8-8it Software	10-Bit Software	8-Bit Hardware	12-Bit Software	315-Digit Software	4%-Digit Software	3%-Digit Hardware	
External Hardware	8-Bit DAC Op Amp Comparator	10-Bit DAC Op Amp Comparator	8-Bit DAC SAR* Op Amp Comperator	MC1405	MC1405	MC1405	MC1405 MC14435 MC14558 (for 7-segment disolary)	
Conversion Rate	700 µs Constant	1.25 ms Constant	60 µs for MPU, plus A/D Conversion Time	165 ms (max) Variable	60 ms (max) Variable	600 ms (mex) Variable	183 µs (min) for MPU, plus A/D Conversion Time	
Interrupt Capability	Allowed	Allowed	Ailowed	Nat Allowed	Nat Allowed	Nat Allowed	Allowed	
Number of Memory Locations Required (Including PIA Configuration)	106	145	42	84	296	328	58	
Serial Output Available	Yes	Yes	Yes	No	No	No	No	

Figure 14—A/D Method Comparison Chart
(Source: [1])

approximation A/D is as follows: i) The successive approximation register (labelled SAR in the schematic) is signalled to start conversion by the MPU controlled CA2 output of the PIA going high.

2) The dual 4-bit counter (a device containing two 4-bit binary registers. Each register can be reset, and can be incremented by the rising edge of a digital signal to its clock input, if the enable is held high and the reset is low.) is signalled to count from zero on its A side. It had not been counting on its A side, since the A side enable was held low by CA2 and the B side, which had been operating, was resetting it every other clock pulse, when QBo was high. The change in state of the counter, came about by the

rise of CA2 to 1. This reset the B side to disable any further A side reset inputs, and enabled the previously reset A side to commence count. In this new state, the A side counter output, QA1, the second least significant digit, has the effect of dividing the the input clock frequency by four, providing a 250 kHz clock to the The first rising edge from this clock comes 2 microseconds SAR. after CA2 goes high, giving the SAR the necessary setup time (a listed parameter for the SAR [13]) between its SC pin high and the first clock rising edge. 3) When the SAR recieves the rising edge of the first clock pulse, it sets its most significant bit, Qo. high in less than 1200ns. 4) When the D/A (MC1408L-8 [11]) recieves this high bit it sets up an output current (which settles to steady-state in 400ns), which causes a voltage drop across the  $1K\Omega$  resistor, such that an input voltage of greater than 1/2 full-scale (1/2 full scale=1.35 volts) is required to keep the 710 comparator's plus input above 0 volts. 5) The comparator in 40ns outputs a high level if the input voltage is greater than 1/2 full scale and otherwise outputs a zero. 6) The data from the comparator is input to the SAR and on the next rising clock edge; if the data is high, Qo is set to 1 for the rest of the conversion. If the data is low,  $Q_0$  is set to 0 for the rest of the conversion. In addition, the rising clock edge causes the newt lower significant bit to be set to 1 and the process iterates again, each time checking to see if the current approximation plus a 1 in the least significant bit tried so far represents a voltage greater than the input voltage. 7) When the last bit is tried, and the next rising clock pulse comes along,

latching the value of the least significant bit of the input byte, the SAR output labelled EOC, for end of conversion, goes high. This is input to the PIA through the CA1 pin and causes an interrupt request to be generated to the MPU. The MPU services the request by immediately writing to CRA to bring the CA2 pin low. This halts further conversion. The processor then reads the data from the peripheral register, thus completing the input routine.

There are a few points of note. First, the input has an implicit scale factor. At the very least the binary number represents its integer value times 2.7 volts (full-scale input)/255 (full-scale binary input). If, however, the input was caused by a potentiometer measuring an angular displacement with a transduction ratio of 1° per volt, the binary number would have an implicit scale factor of 2.7°/255. The second note is an explanation of why the clock period is cut down to 4000ns when the delay time around the loop is only 1640ns. This is because the response of the operational amplifier to a change in current load is not known. That is not one of the parameters given in the data books. Personal communication with Motorola engineers resulted in the consensus that it was of "secondary importance". The best strategy is to build the circuit and try it, clocking the SAR with the  $Q_0$  output of the counter, which only divides by two. If it works, the hardware A/D conversion time, now 32 microseconds, can be cut in half.

The multiplexer must be set to the appropriate channel before the conversion is done. The multiplex channel number is stored in a quad "D"-type flip-flop [13] so that it can be made

available to the multiplexer even when the address bits which defined it no longer contain its value. A "D" flip-flop is a device which stores and makes available at its output whatever data was at its input when its clock input goes from low to high. The quad flip-flop has four one bit inputs, which are stored and presented at the output (called latched) when the clock goes high. To use this device to latch the values of the address bits  $A_{12}-A^0$  when  $A_{13}$  is high, the lines  $A_{12}$ - $A_{10}$  are applied to the input of the flip-flop. Clocking is done by the AND of (VMA AND  $\phi_2$ T) and A<sub>13</sub>. When the MPU makes a dummy read or write to activate the multiplex latch, the channel defining addresses are appropriately set. Then, no sooner than 121 nanoseconds later, the composite AND from above goes high, latching the address. This is enough delay time between data and clock to allow for the setup requirement of the flip-flop which at. absolute maximum is 120 nanoseconds. The resistors on the address line and on the clock line are designed to be larger enough that when the output is low, the output current sinking ability of the driver is not exceeded; but small enough that, when the output is high, the effective Thevenin resistance of the output is decreased. Use of resistors in this manner is to speed switching times. are called "pull-up" resistors. The multiplexer, itself is nothing more than a bunch of swiches on a chip. When a channel is not selected, the resistance from pin three to the input is very high (on the order of  $50M\Omega$ ); when it is selected, the resistance is around 1050  $\Omega$ . This is why the variable resistor is included in the op-amp's feedback loop, to limit input voltage error produced by the input bias current dropping across the multiplexer.

#### 2.5 PIA and D/A: System Output

are not used to control peripherals on the B side, so programming the CRB, which is analogous to CRA, is easy. (Note: not shown in the schematic is the fact that CB1 and CB2 should be connected to ground through 3.3KM resistors. In fact, all unused inputs should be connected to ground through resistors to prevent damage to components by built up static charge, which in the case of high impedance inputs can reach very high potentials.) All the bits of CRB except CRB2 may be zeros for the actual output operation. The reason why bit 2 must be on is to make the output register immediately accessable to memory. System output is performed by the D/A continuously, converting the current value in the peripheral output register to an output current proportional to its digital value. As the MPU updates the peripheral register, the analog output is automatically updated.

#### 2.8 Power Supply

The power supply for the system is expected to be batteries carried by the amputee as he walks. Since some of the components in this system, notably, the TTL, are sensitive to voltage, regulators are used to keep the supply to the chips at a constant level. The

regulators have capacitors to ground on both their inputs and outputs so that noise, both system generated and externally generated will be kept out of the power supply. Each regulator was chosen to be able to provide current to all of the system devices using its voltage at their absolute maximum current rating. The absolute maximum power the system can draw is 3.8 watts, although, this figure is not realistic. A typical system (i.e., based on the typical power requirements of the components) would have a power requirement of about 2.1 watts. Mercury batteries can put out about 3.5 watt-hours per ounce; so, 7.2 ounces of batteries could keep a typical system running for 12 hours.

#### CHAPTER III-SOFTWARE DEVELOPMENT: AN EXAMPLE

This chapter provides an example of the implementation of the Ideal Swing Phase Control algorithm based on the Ideal Torque and Ideal Velocity curves developed by C.W. Radcliffe et al. at the University of California Biomechanics Laboratory. The algorithm was presented by David Lampe in his Master's thesis (Reference [4]), in which he describes its implementation in the PDP-11 in the Knee Lab. Its implementation, with some improvements, on an MC6800 based microcomputer, the Motorola Exorciser [5,6,7], is described here. The Exorciser implementation is designed to emulate the program were it to be in the EPROM of the actual system. The shortcomings of the emulation are as follows: A) Keyboard entry for input/output was required due to lack of the special input/output hardware described above. B) Hardware signals were unavailable, so their effect was simulated using software routines which would not be included in the

actual system.

#### 3.1 The Problem: Algorithm Goel vs. Instruction Capability

There are a limited number of types of manipulations which can be done by the 6800 in a single instruction. There are also a required number of operations which must be performed to do the control algorithm. The programmer must understand both of these sets in order to bridge the gap between them. He must code patches of instructions, using the available operations, which perform the needed operations to allow the algorithm. The next two sub-sections look at the two sets, and the following section describes the bridge.

# 3.1.1 Instructions: The Program Building Blocks

The MPU has five internal registers, other than the PC, which it uses for byte manipulation. There are two one byte accumulators, accumulator A (ACCA) and accumulator B (ACCB). They are used to contain bytes which are currently being operated on. They are filled by read instructions called load operations; the MPU is said to load the accumulator. There is a stack pointer, a double byte register, which is used to define an area of memory to be used as a last-in-first-out (LIFO) buffer. For example, the

stack pointer (SP) is set to some value before it is used, defining the topmost address of the LIFO stack. When the instruction, push accumulator A, is encountered, the contents of ACCA are stored in the memory location pointed to by the SP, and the SP is decremented. This may go on many times for different values in ACCA or ACCB. When the instruction, pull ACCB, is encountered, the SP is incremented and the last value pushed is loaded into ACCB. fourth register is the double byte index register (IX). used when memory need be addressed, but the location is not known until it is computed by the MPU. For example, if look-up tables were used to find sine(x), where x is a computed value, each memory location in the table might correspond to an x value; and the contents to the sine(x). When x is computed, the IX would be set to the value in which the appropriate sine was stored. The next instruction might be a load ACCA in the indexed addressing mode. That instruction would contain in its first byte, the fact that it is an index addressed load of ACCA; the second byte would contain a 2's complement offset value to be added to the IX to determine the location to be accessed. The offset value does not change the contents of the IX. In the above example, the offset byte would be 00. The final register is the condition code register (CCR). register is only six bits long, each bit representing a condition of some aspect of the processor. CCRo is 1 if the last operation resulted in a carry from the most significant bit of the bytes involved. CCR1 is 1 if the last instruction resulted in an overflow of the 8-bit byte length, and so on. Complete specification of the conditions which set the various CCR bits appear in reference [10]. The contents of the CCR are used to determine whether or not conditional branching to different parts of the program should be done.

Operand location is specified by the op, code and the argument(s) following it in memory. This is done through five addressing modes of which indexed addressing, described above, is The trivial addressing mode is implied addressing mode. Instructions able to use that mode are defined in one byte, since they do not use values from external memory to perform their function. Immediate addressing uses the contents of the memory location following the instruction as the operand itself. addressing uses the byte following the instruction itself to access memory locations 0000-00FF; the value of that byte is the low order byte of the address. Extended addressing is used to access any location in memory. The first byte following the instruction proper gives the high order-byte of the operand address while the location after that gives the low order byte. There is actually a sixth addressing mode, used only by branch instructions, called relative addressing mode. In this mode, the location after the instruction provides a 2's complement byte, which can be added to (2+<the address of the branch instruction>), to provide the destination of the branch.

In the appendix, pages 74-80, there appears a complete table of the MC6800 instructions, which should be readable with the above background and the legend of symbols used.

The one actual hardware instruction, the interrupt, works as follows: 1) the contents of the current MPU registers are pushed on the stack such that the return from interrupt command (see page 76) can restore them. 2) The program counter is set to the value contained in the locations specified by address FFF8 and FFF9; the former contains the high order byte and the latter, the low order byte. 3) Normal instruction execution is continued.

#### 3.1.2 The Ideal Profile Algorithm

The "Ideal" Profile control scheme dictates that during the swing phase of the walking cycle (defined here to mean the time from when the knee starts bending, while still touching the ground, to the time when it returns to the fully extended position, not necessarily touching the ground), the torque at the knee,  $\tau$ , should be given by the expression

$$\tau = (\tau(\theta)/\omega^2(\theta)) \times (\omega_{\text{actuel}})^2$$

where  $\theta$ =the knee angle input from the prosthesis (full extension=0°);  $\omega_{actuel}$ =the angular velocity of the lower leg, relative to the upper=d $\theta$ /dt; and  $\tau(\theta)$  and  $\omega(\theta)$  equal the "Ideal" values for torque and angular velocity, respectively, presented as a function of knee angle by the C.W. Radcliffe and the Berkley group. These parameters are available in the Lampe thesis. During the rest of the cycle, the control routine is different. When the leg

reaches full extension, the knee torque goes to the maximum value to lock it there until heel contact is made. Heel contact unlocks the brake,  $\tau=0$ , allowing the swing phase to begin.

## 3.2 The Implementation

If one looks at the expression  $(\tau(\theta)/\omega^2(\theta))$ , and realizes that it can be viewed as a function of  $\theta$ , the operations required to perform the algorithm are simplified greatly. The first operation necessary is a read of the varibles,  $\theta$ ,  $\omega_{\text{school}}$ , and heel contact.  $\theta$ is measured by a precision rotary potentiometer, which is turned by knee movement. The algorithm was implemented assuming that the full range of angles was between 0° and 127°; hence, the operational amplifier feeding the A/D should be set to output 0 volts at  $0^{\circ}$ , and 2.7 volts (full-scale for the A/D) at 128°. The input byte then would have an implicit scale factor of .50°.  $\omega_{\text{actual}}$  is assumed to have a range from -12.8 rad/sec to +12.7 rad/sec. The value is derived by op-amp differentiation of the potentiometer output. Since the the A/D can not handle negative input voltage, the differentiator's signal should be biased to make the range of  $\omega_{\text{actual}}$ s produce voltages using the full input range. After the input, the MPU is programmed to digitally remove the bias; hence, the scale factor of the prepared byte is .1 rad/sec. Heel contact is measured using a switch which should provide a voltage to the A/D above 1.35

volts, if the heel is touching; and under that amount if it is not.

Of course, the threshhold is software determined, and can be changed; this value is the assumption of the implementation.

The next operation required is a check to see whether or not the knee is in the swing-phase. If it is, the program continues; if not, the trivial output for the appropriate case is generated. If in the swing phase, we cause is squared. For the sake of high speed, the multiply subroutine uses a partial lookup table. The multiply time is around 280 ps. The multiply routine works by storing the products of 4-bit by 4-bit multiplies in address locations 8000-80 FF. If 4-bit numbers, X and Y are to be multiplied, their product can be found in address 80 XY or 80 YX. The multiply routine takes advantage of this when multiplying two 8-bit 2's complement numbers (all internal data is taken to be in 2's complement by the MPU for the purpose of arithmetic operations) by first taking their absolute value, storing the sign of the result in the process. It then parses each one into half bytes and manipulates them, as shown below in Figure 15.

(In this figure, capital letters represent hexadecimal digits.)

If a=ZY and b=WV, then if c=VxY=TU, d=WxY=RS, e=ZxV=PQ, and f=ZxW=MN, the product, axb, is the result of the following sum.

- OOTU
- + ORSO
- + OPQO
- + MN00

Figure 15-Basis for Partial Multiply

When the multiply is complete, the program looks up the value of  $(\tau(\theta)/\omega^2(\theta))$ , stored in memory in 14 bits (to insure that the result from the MPU is limited in accuracy onlt by the input resolution). The scale factor of the 14 bit word is  $3.588 \times 10^{-3}$  in.-lb.-sec<sup>2</sup>, chosen so that the final output of the MPU could easily be scaled. As the next operation, the MPU multiplies the lookup value by the value of  $\omega_{\text{actual}}^2$ , using a procedure similar to the one presented in Figure 15. The product is then scaled to make the output byte FF correspond to an MPB torque of 300 in.-lbs., its maximum. The result is then output, producing a current proportional to MPB torque desired. The proportionality constant is  $6.17\mu\text{A}$  per in.-lb.

The actual program appears in the appendix, pages 83-89. The first column in the assembly listing presented there is the statement number; the second, the address; the third, the op code; and the fourth, the argument. The text includes a mnemonic for the command (see appendix, page 74, for description), its argument, and comments to assist the reader in following the flow. The addressing

mode is given in the assembly listing coded in the following way: no argument--implied; #--immediate; \$(meaning the following number is base 16) followed by two digits--direct; \$followed by four digits--extended; ,X--indexed; with branch instruction--relative. The multiply table look-up data, also, appears in the appendix, pages 90-95, along with the FORTRAN program used to generate it. The lookup table for  $(\tau(\theta)/\omega^2(\theta))$  is presented on pages 96-98. This table was derived from reference [4], by graphical interpretation. Finally, on pages 99-103, a sample trace of the program is presented, showing the values in the PC, IX, ACCA, ACCB, CCR, and SP after each instruction has been executed. From the appendices containing the program and the text here, the interested reader should be able to follow the program workings step-by-step. If there is any difficulty, reference [7] will be helpful.

This program, in the actual system, would take about 2.5ms to cycle once. This implies an update frequency of roughly 400Hz; Lampe claims that his implementation on the PDP-11 only ran at 167Hz. The program requires about 40% of the available ROM space, and about 12% of the available RAM space in the system. This is without optimization of space requirement, which could free considerable memory area at the expense of little time.

# CHAPTER IV-EVALUATION AND RECOMMENDATIONS

Although evaluation is difficult until the system is built and tested, it is clear that this design provides a basis for microprocessor knee control that meets or exceeds all of the specifications laid down in Section 1.2. The strengths of the design are in the areas of input capability, software development, speed, and program capacity. The input specification is exceeded by two inputs, permitting the use of inputs to vary control parameters on site, without the necessity of reprogramming. Furthermore, the availability of additional inputs provides less restriction on possible control scheme ideas. The software development comes rather easily, too, because of the relative antiquity of the MC6800. There are many people familiar with its operation; and Motorola has done an admirable job backing it up with a substantial number of software development tools. These tools include devices like the

Exorciser and the Resident Editor/Assembler, used in the work of this thesis and available for the asking at MIT. The speed of the MPU is such that control schemes eight times as complex as the most complicated one implemented now (i.e., the "Ideal" profile algorithm) may be realized. This indicates the viability of the MPU design in applications involving multiple gait mode control and EMG control. The viability is further indicated by the fraction of total available memory space used by the system in implementing the "Ideal" profile algorithm.

The design's weakness is in the area of power consumption. The power consumption of a 6800 system is necessarily less favorable than that of some of the more recent microprocessors. For example, the RCA COSMAC 1800 MPU requires 8mW to operate, as opposed to the 6800, which requires about 600mw. That savings alone, not to count power savings from less hungry system devices (like the clock module <the 1800 does not have one, it uses an external crystal with an on board oscillator> and the PIA) found with newer MPU systems, would reduce the battery weight by 25%.

The system presented is certainly a starting point. The application is a good one. Hopefully, this author's first microprocessor design will be built and used by the Knee Project. The familiarity gained by using an MPU system will better enable the project to utilize faster, more powerful, less-power consuming microprocessors when they become more available; and in the meantime, the system will eliminate the limitations of the current prosthesis emulator.

#### REFERENCES

- 1. Aldridge, Don, "Analog-to-Digital Conversion Techniques with the M6800 Microprocessor System", Application Note AN-757, Motorola Semiconductor Products Inc., 1975.
- 2. Greene, B., "Application of the Intel 2708 8K Eraseable PROM", Applications Note AP-17, Intel Corporation, 1976.
- 3. Henry, T.W., "A/D Conversion Series--Part 4: High Speed Digitalto-Analog and Analog-to-Digital Techniques", Application Note AN-702, Motorola Semiconductor Products Inc., 1974.
- 4. Lampe, David R., "Design of a Magnetic Particle Brake Above-Knee Prosthesis Simulator System", S.M. and Mechanical Engineering Thesis, Department of Mechanical Engineering, M. I.T., Cambridge, Mass., February 1976.
- 5. M6800 Co-Resident Assembler Reference Manual, First Edition, Motorola, Inc., 1976.
- 6. M680C Co-Resident Editor Reference Manual, First Edition, Motorola, Inc., 1977.
- 7. M6800 EXORciser User's Guide, Second Edition, Motorcia Semiconductor Products Inc., 1975.
- 8. M6800 Microcomputer System Design Data, Motorola, Inc., 1976.
- 9. M6800 Microprocessor Applications Manual, First Edition, Motorola Semicorductor Products Inc., 1975.
- 10. M6800 Programming Reference Manual, Motorola Semiconductor Products Inc., 1975.
- 11. MC1508L-8/MC1408L-8/MC1408L-7/MC1408L-6 Data Sheet, Motorola Semiconductor Products Inc., 1975.
- 12. <u>Semiconductor Data Library</u>, Volume 5/Series B <u>CMOS</u>, Motorola Semiconductor Products Inc., 1976.

- 13. Semiconductor Data Library, Volume 6/Series A Linear Integrated Circuits, Motorola Semiconductor Products Inc., 1975.
- 14. Torrero, Edward A., "Focus on Microprocessors", Electronics Design, Vol. 22, No. 13, pp. 52-69, Sept. 1, 1974.
- 15. The TTL Data Book for Design Engineers, First Edition, Texas Instruments Incorporated, 1973.

**APPENDIX** 

PERATIGNS h  dd  lad Acmien  dd with Carry  lad  Juc  Compare	ADDA ADDA ABA ADCA ADCB ANDA ANDB BITA BITB CLR CLRA	100A1  OP ~  38 2  CB 2  EB 2  CB 2	2 2 2 2	0F 0E 99 09	3 3	2 1	AB	0 E X	81	. 4	•		\!E0	-			greer tabels in contents)	H		2	VC.
ded Acesters Add with Carry And Be Test	ADDA ADDA ABA ADCA ADCB ANDA ANDB BITA BITB CLR CLRA	38 2 CB 2 CB 2 CB 2 CB 2 CB 2 CB 2 CB 2	2 2 2 2 2	38 08 99 09	1 1	2 1	16	5 2	81	. 4		100	<u> </u>	-1	<u>'</u>			-			
ddd Ladd Aconten ddd wnth Carry And Bei Trett Clica	AODR ABA ADCA ADCB ANDA ANDB BITA BITB CLR GLRA	CB 2 EB 2 CB 2 EB 2 C4 2 ES 2	2 2 2	99 09	3	2			1 .	_	3				A - M - A			:10	•1:		: :
Add with Carry And Be Tres Class	ABA ADCA ADCB ANDA ANDB SITA SITB CLR CLR	H 2 G 2 H 2 G 2	2 2 2	99 09	3	- 1	••			4	1			1	8.4-6			:	•   1	1:1	: 1: 1
Add with Carry And Be Tres Class	ADCA ADCS ANDA ANDS SITA SITS CLR CLR	CB 2 M 2 C4 2 B5 1	1	09	-	• L			1			18	2	1	A+6-A			ן <u>י</u> ן		Ш	
le foa Sise	ANDA ANDB BITA BITB CLR CLRA	H 2 G 2 IS 2	1								1				A-M+C-	•		1	• 1	1:1	1 1 1
le foa Sise	ANGB BITA BITB CLR CLRA	C4 2 E5 2		94	1		E) Ad	5 2		-	_	ĺ		1	A · M · A	•			:		
324	SITB CLR CLRA			04	3	2	[4	5 1							8-4-8						
	CLRA			95 05	1		AS ES	5						1	i - M					1 1	8 8
	CLRA	•	•	,,,,	•		ĢF		١,				_	. 1	00 - M						8 8
Campers				1		- 1			1				1		00 - A 00 - B			1 - 1	- 1		
Campera	CLRB		2 2	51	3	2	Al	5	۱) •	11 4			-		A - M						
	CHPS	ci i			1		EI	6	2   1	1 4	1	١,,	2	,	4 - M A - B				•		: :
Compare Asmirs	CBA					- 1	63	7	2	13 (	. 1	1	•	•	4 - n				•		AS
Comprement, 1's	COMA					- 1			1			43 53	2	1	X-A 6-0				•i	:1:	IRISI
	COME			1		- 1		7	,	78 (	. :		•	•	06 - 14 - 10	-		-	:	: :	000
Cumptoment, 2'4 (Negated	NEG NEGA			1		l	-	•	-			445	2	1	05 - A - A					: :	CIZ
11	NEGS			1		ļ			1			15	2	1			Add of BCD Characters	•		: :	Œ.
Decimal Adjust, A	DAA	l										1	•	•	into ECO F	er me				١.	
Degrament	OEC	1		1		į		7	2	7A	•	¹ 👢	2	1	M-1-4	1			-	: :	
	DECA	1		1					1			SA			8-1-6			1:	101	: :	40
Expurs CR	EQRA			2 31			48				-	3			AOM-A				i e i	: :	R O
	EORE	a	2 2	2   0:	8 3	2	66					1			M+1-4			•	-	: :	G ·
Ingenioni	INC	1		1			"	•	1				2		A+1-A						
	INCS		_	, ,	4 1	. 2	١.,		,	26		, 50	2	'	B-1-6			1	· l • i	: :	:
Load Aceste	LDAS	16 CB		2 9			E	-	1		-	3			M - 8			1			I R O
Or, Inglusiva	GRAA	2A	2	2 3					2		-	3			A+M-/	•					
	GRAB PSHA	CA	2	2 0	A 3	1	1		2	FA	4	1 ×	. 4	1			1-SP	١,		•	• • • •
Pouch Com	P\$148	1		1					1			31			1 - Kg						
Pull Care	PULA	1		١			1					3					26 g 26 u	- 1	• •		
Room Lift	PULS ROL	1		-				. ,	2	79	•	3			1.1						:(i):  :(i):
	ROLA	1		-			ì			ļ		4				-	17 — M	1	• •	1:1	: 121:
Sauce (fred)	AGLB AGR	1		-				4 7	2	76		2			* -			•	• •		(3)
	ARDR	1					1					1 4	-		1 1 4	-	b7 - 14		• •	.: • •	1.21.
Shift Laft, Antomotic	RQRB ASL	1		- [				9 7	2	78		3			<b>u</b> )				-		કુન્યું (એલ્પ્રેલ્યું ક્યું કુલ્યું ક
Sant Cart, Artismonia	ASLA	1		i			1						4 2			<u> </u>	- 0		• •	$ \cdot $	3:
	ASLB ASR	1		- 1			1.	17 7	2	"	6	3		-	ے (4 ا	7	<b>-</b> _	ı			[:장기
Suit Right, Anthones	ASRA	1		- 1			1								^}	5		- I			3
}	ASAB	1					١,	<b>54</b> 7	,	74			,	•	uj .		-	ł			1:131:
Shift Right, Lages	LSRA LSRA	-		- 1			Ι.					- ; :			!   ^}	•	<del> </del>	į		i R	
1	LSRE	-		i	57		,	A7 6	2	.,	5	3	54	2	1 8)			i	•	• :	: A •
Store Acres.	AAT2 BAT2	1.	-	- 1	07			67 6		67	5	3			8 - M					• : • :	
Subtract	ABUZ	86		2	90			AG 5				1			A - W -	-A. -B		1	•	• :	1:1:1:1
	BPU2 AB2	a	1	2	00	3	1		•	1	•		16	2	1 A-8-	- A					
Subtract Acres Fs. Subtr. with Carry	SOCA	1:	2 2	2	92	3	2	42 5	1	1 82	4	11			A - M	- C -	• A • <b>a</b>			-:: -::	[:[:]:
	SECS TAS	C	2 2	2	35	3	1	62	, ;	' ''	•				1 A-8	. •	-		•	• :	
Transfer Acreses	TAE	-1								.		- }			1 8 -A					• :	R   •
Tost, Zero er Mores	157	1			Ì			60	, ;	' [ '	; (				1 A - 00	1				• :	: i : i at a
	ATET BTET									1					1 8 - 30				_	_	17 416
																			الله	٠	IZ. VIC
																cone	IDSWYZ BODD MOITH	I.			
LEGERO:								tores	a lac	he4	aR.										
OP Genration Code (He - Number of MPU Co	d <b>a</b>					ġ	)	300/00	n En	dwa	GR.					H	Half carry from Int 3.				
z Ruman of Propos						•		Comm			•						Yeşatrın (sışıl bil)				
Arithmetic Plub     Arithmetic Melus;						8		Brt . 2	ere.							Z	Zare (byte) Quartieus, Z's compleme	-			
Samon ARG						3	•	3y10 *	Zere	):						Ç	Cary from St 7				
ligs Contents of memor																A S	Apart Aleseys Set Aleseys				



### TABLE 4 - INDEX REGISTER AND STACK MANIPULATION INSTRUCTIONS


																		COND	. COI	JE ME	ĽĞ.
		H	MME	0	0	IRE	T		NDE	X	E	XTN	0	18	APLI	ED		5 4			_
POINTER OPERATIONS	MNEMONIC	QP.	-	=	OP	-	=	OP	-	=	OP	-	=	OP	-	-	BOOLEAN/ARITHMETIC OPERATION	H ; I	N I	Įν	C
Compare Index Reg	CPX	8C	3	3	90	4	2	AC	6	2	ec.	5	3	1	İ	Ī	XH - M, XL - (M + 1)				
Decrement Index Reg	DEX	1	l	1	1	ĺ	1		1	1		1	1	09	4	1	X - 1 - X	•.•	•	:   •	•
Decrement Stack Potr	DES	1		1	1	l	l	1	1	1	ŀ	1	1	34	4	1	SP = 1 → SP	• •	• !	• •	•
Increment Index Reg	INX	l		1	1	1	1		1	1		1	i	08	4	11	X + 1 - X	• •	•	:   • <u>;</u>	•
Increment Stack Potr	INS	I	l		1	1	1	1	l		l	1		31	4	1	SP + 1 - SP	• •	•	• •	•
Load Index Ree	LOX	CE	3	3	30 ₽	4	2	EE	6	2	FE	5	13	1		!	M → XH, (M + 1) → XL	• •	·9	: . የ	•
Load Stack Potr	LOS	38	3	3	98	4	2	AE	6	2	BE	5	3	i	1	i	M - SPH. (M + 1) - SPL	• •	· (ĝ):	:	
Store Index Reg	STX			ĺ	OF	5	2	EF	17	2	FF	6	3				XH - M XL - (M + 1)	. • •	ı( <b>⊊</b> ı.	;	
Store Stack Pntr	STS	l	1	l	9F	5	2	AF	7	2	BF	6	j 3		1	1	SPH -M, SPL -(M - 1)	• •	31	: A	•
Inde Reg - Stack Patr	TXS	ł	l	1	1	1	]	1	i		1	1	ł	35	14	1	X = 1 - SP		• ;	• •	: •
Stack Potr - Inda Reg	TSX		į .	1	ł	1	Ì	!			1	ļ	1	30	4	1	SP + 1 - x	• •	• :	• •	•

# TABLE 5 - JUMP AND BRANCH INSTRUCTIONS

						•••											C	ON	D. C	:00	)E A	IEG	i.
		RE	LAT	VE	1	NOE	x	E	XTN	0	IN	PLI	0			5	Ξ	4	3	Τ,	2 (	1	$\Box$
OPERATIONS	MNEMORIC	OP	~	=	OP	~	*	00	~	3	OP	-	*		BRANCH TEST	Н	_	ī	, N	7	Z ·	٧	1
Branch Always	8RA	20	4	2	1			i	1	i	F	1	Γ.		Nene	•		•	•	. /	• •	•	1
Branch It Corry Clear	BCC	24	4	2	l			l			ł		1		C = 0	•		•	•		• 1	•	•
Branch II Carry Set	102	25	4	2	i						ì	i			C = 1	•		•	•	1	• !	•	
Branch II · Zare	D38	27	4	2			l		!			ł			Z = 1	•		•	•		• ;	•	١,
Branch II > Zero	BGE	120	4	2	ı						ĺ	!			N (9 V = 0	•		•	•		•	•	1.
Branch If > Zere	BGT	2E	4	2	į .		1	ŀ		l	ĺ	i	!		Z + (N @ V) = 0	•		•	•		• :	•	1.
Branch If Higher	BHt	22	4	2	l		ļ	l			ĺ	l			C-Z-0	j •		•	•		•	•	1.
Sranch If < Zero	BLE	2F	4	2	1	l				ļ	1	1			Z + (N @ V) = 1	•		•	•		•	•	1.
Branch If Lower Or Same	BLS	23	4	2			ì	1			1	į			C+Z-1	•		•	•	,	•	•	
Branch If < Zero	BLT	20	4	2	i			l	1				1		N ③ V = 1	•		•	•	,	• ;	•	1.0
Branch If Mines	BMI	28	4	2			1	i	1	ļ	l	i	ł	ŀ	N = 1	•		•	•	,	•	•	•
Branch If Not Equal Zero	SNE	26	4	2	i	i	l	i		l	l	l	1	i	2 • 0	•		•	٠	,	• .	•	
Branch If Overflow Clear	BVC	28	4	2	1	1	ì	١				1	1		V = 0			•	. •	٠.	• !	•	١,
Branch If Overflow Set	872	29	4	2	1			1	i	!	ı			i	V - 1			•	•	, :	• !	•	
Branch If Plus	BPL	ZA	4	2	1	1	1	1	ì	1	1	1	1	l	N-0 .	•		•		J	• :	•	! 4
Branct. To Subreutine	BSR	80	8	2	l	l	ŀ	1	!	ĺ	1		ì	i,	i	•		•	. •	, .	• ,	•	1 '
Jump	JMP	1	1	l	6E	4	! 2	7E	3	3	1	[			See Special Operations	•		•	٠.	)	•	•	١,
Jump To Subroutine	RZL	1	i	1	i AD		2	80	9	3	į	į	Ĺ		)			•		,	• '	•	. 1 .
No Operation	NOP	1	i	1		1	1	1	i	1	101	2	įı		Advances Prog. Cntr. Only		٠,	٠		,	•	•	4
Return From Interrupt	RTI	1			1	i	1	1	1		38	10	1		·	-	_	_	_	(10)	) —		
Return Fram Subroutine	R/S	!	i	1	1		]		l	1	29	5	1		)	•	, 1	•		, .	•	•	٠,
Saltware Interrupt	2MI	1		1	i	1	1	1		1	3F	12	1	'	See Special Operations			•	•	,	• •	•	1
West for Interrupt *	WAI	1	l	1	1		1	1			3€	9	1		)	•	1	n		<b>,</b> !	•	•	٠į,

"WAI guts Address Bus, R/W, and Data Bus in the three-state made while VMA is held low.







(Bit V) Test: Set equal to result of NOC after shift has occurred.

12 (Aft)

Set according to the contents of Accumulator A.

### **SUMMARY OF CYCLE BY CYCLE OPERATION**

Table 8 provides a detailed description of the information present on the Address Bus, Data Bus, Valid Memory Address line (VMA), and the Read/Write line (R/W) during each cycle for each instruction.

This information is useful in comparing actual with expected results during debug of both software and hard-

ware as the control program is executed. The information is categorized in groups according to Addressing Mode and Number of Cycles per instruction. (In general, instructions with the same Addressing Mode and Number of Cycles execute in the same manner; exceptions are indicated in the table.)

#### TABLE 8 - OPERATION SUMMARY

Address Mode and Instructions	Cycles	Cycle	VMA Line	Address Bus	R/W Line	Deta Bus
IMMEDIATE	***********		·			<del></del>
ADC EOR ADC LDA AND ORA BIT SBC	2	2	1	Op Code Address Op Code Address + 1	1	Op Code Operand Data
CMP SUB			l i			
CPX		1	1	Op Code Address	1	Op Code
LDS	3	2	1	Op Code Address + 1	1 1	Operand Data (High Order Byte)
		3	:	Op Code Address + 2	1 1	Operand Data (Low Order Byte)
DIRECT	-					
ADC EOR ADD LDA	1	1	1	Op Code Address	1	Op Code
AND ORA	3	2	ן י	Op Code Address + 1	[ 1 ]	Address of Operand
BIT SBC CMP SUB		3	1	Address of Operand	1	Operand Date
CPX 1.05	T	1	1	Op Code Address	1	Op Code
LOS	4	2	1	Op Code Address + 1	1	Address of Operand
		3	1	Address of Operand	1 1	Operand Data (High Order Byte)
		4	1	Operand Address + 1	1 1	Operand Data (Low Order Byte)
STA		1	1	Op Code Address	1	Op Code
	4	2	'	Op Code Address + 1	1 1	Destination Address
	1	3	0	Destination Address	1	Irrelevant Data (Note 1)
		4	1	Destination Address	a	Data from Accumulator
STS		1	1	Op Code Address	1	Op Code
STX ·	1 1	2	1 1	Op Code Address + 1	1 1	Address of Operand
	5	3	0	Address of Operand	1 1	Irrelevant Data (Note 1)
	1	4	1 1	Address of Operand	0	Register Data (High Order Syte)
		5	_1_	Address of Operand + 1	0	Register Data (Low Order Byte)
INDEXED			<del>, ,</del>			
JMP	1	1	1	Op Code Address	1	Op Code
	4	2	1	Op Code Address + 1	1 1	Offset
		3	0	Index Register	1 1	Irrelevant Data (Note 1)
		4	0	Index Register Plus Offset (w/o Carry)	1	Irrelevant Data (Note 1)
ADC EOR ADD LDA		1	1	Op Code Address	1 1	Op Code
AND ORA	1 _ 1	2	1	Op Code Address + 1	1 1	Offset
BIT SBC CMP SUB	5	3	0	Index Register	1 1	Irrelevent Data (Note 1)
		4	0	Index Register Plus Offset (w/o Carry)	1 !	Irrelevant Data (Note 1)
COV	-	5	1	Index Register Plus Offset	<u> </u>	Operand Data
CPX LDS		1	1 1	Op Code Address	1	Op Code
LOX		2	1	Op Code Address + 1	1	Offset
	6	3	0	Index Register	1	Irrelevant Data (Note 1)
	1	4	0	Index Register Plus Offset (w/o Carry)	1	Irrelevent Data (Note 1)
		5	1	Index Register Plus Offset	1	Operand Data (High Order Byte)
		6	1	Index Register Plus Offset + 1	1 1	Operand Data (Low Order Byte)



Address Mode		Cycle			R/W	D
and Instructions	Cycles	*	Line	Address Bus	Line	Data Bus
NDEXED (Continued)		1	1	Op Code Address	1	Op Code
		2	,	Op Code Address + 1	1	Offset
		3		Index Register	, ,	Irrelevant Data (Note 1)
	6		0	Index Register Plus Offset (w/o Carry)	1	Irrelevant Data (Note 1)
		5	0	Index Register Plus Offset		Irrelevant Date (Note 1)
		6	1	Index Register Plus Offset		Operand Data
ASL LSR		1	<u> </u>	Op Code Address	-	Op Code
ASL LSR ASR NEG		2		Op Code Address + 1		Offset
CLR ROL		3	ò	Index Register		Irrelevant Data (Note 1)
COM ROR DEC TST	7	4	0	Index Register Plus Offset (w/o Carry)	;	Irrelevant Data (Note 1)
NC		5	1		;	
	Ī.	-	,	Index Register Plus Offset	1 1	Current Operand Data
	ľ	6		Index Register Plus Offset	1	Irrelevant Data (Note 1)
	l	7	1/0 (Note	Index Register Plus Offset	0	New Operand Data (Note 3)
ere		1	3)	Op Code Address	1	Op Code
STS STX	1	2		Op Code Address + 1	;	Offset
	l	3		Index Register		Irrelevent Date (Note 1)
	7	3		•	;	Irrelevant Data (Note 1)
	l	1	٥	Index Register Plus Offset (w/o Carry)	;	Irrelevant Data (Note 1)
	[	5	1 1	Index Register Plus Offset	اہا	Operand Data (High Order Byte)
	1	6	1	Index Register Plus Offset		Operand Data (Low Order Syte)
	ļ	7	!	Index Register Plus Offset + 1	-	
JSR .	1	1	1	Op Code Address	!	Op Code
	]	2	1	Op Code Address + 1	!	Offset
		] 3	0	Index Register	1	Irrelevant Data (Note 1)
	8	4	1 1	Stack Pointer	0	Return Address (Low Order Byte)
	ļ .	5	1	Stack Pointer — 1	0	Return Address (High Order Byte)
	1	6	0	Stack Pointer — 2	:	Irrelevant Data (Note 1)
	l	7	0	Index Register	1	Irrelevant Data (Note 1)
EXTENDED	L	8	0	Index Register Plus Offset (w/o Carry)	1	Irrelevent Data (Note 1)
IMP		1	1	Op Code Address	1	Op Code
	3	2	1	Op Code Address + 1	1	Jump Address (High Order Syte)
	ļ	3	1	Op Code Address + 2	, ,	Jump Address (Low Order Byte)
ADC EOR		1	1	Op Code Address	1	Op Code
ADD LDA	1.	2	1	Op Code Address + 1	1	Address of Operand (High Order Byte
AND ORA BIT SBC	4	3	- 1	Op Code Address + 2	1	Address of Operand (Low Order Byte
CMP SUB		4	,	Address of Operand	1	Operand Deta
CPX		1	1	Op Code Address	1	Op Code
LOS		2	1	Op Code Address + 1	1	Address of Operand (High Order Byte
LDX	5	3	,	Op Code Address + 2	,	Address of Operand (Low Order Byte
	"	4	1	Address of Operand	,	Operand Data (High Order Syte)
	1	5		Address of Operand + 1	1	Operand Data (Low Order Byte)
STA A	<del>                                     </del>	1	1	Op Code Address	1	Op Code
STA B		2		Op Code Address + 1	1	Destination Address (High Order Systematics)
	5	3		Op Code Address + 1		Destination Address (Low Order Byte
	"	1 4		Operand Destination Address	,	Irrelevant Data (Note 1)
		5	1	Operand Destination Address Operand Destination Address		
	<del> </del>	1 7	1	Op Code Address	1 1	Data from Accumulator
ACI ICD		£ .	1	1	1	Op Code
	1	3	ľ	Op Code Address + 1	!	Address of Operand (High Order Byte
ASR NEG CLR ROL	1		1 1	Op Code Address + 2	1	Address of Operand (Low Order Byte
ASR NEG CLR ROL COM ROR	6		١.	Add	_	٠
ASR NEG CLR ROL COM ROR DEC TST	6	4	1	Address of Operand	1	Current Operand Data
ASL LSR ASR NEG CLR ROL COM ROR DEC TST	6		1 0 1/0	Address of Operand Address of Operand Address of Operand	1 1 0	Current Operand Data irrelevant Data (Note 1) New Operand Data (Note 3)

5

Address Mode and Instructions	Cycles	Cycle	VMA Line	Address Bus	R/W Line	Data Rus
EXTENDED (Continued)			Cine	Address Dus	Line	Data Bus
STS		1	1	Op Code Address	1 1	Op Code
STX	ì	2	1	Op Code Address + 1	1 1	Address of Operand (High Order Byte)
	١.	3	1	Op Code Address + 2	1	Address of Operand (Low Order Byte)
	6	4	0	Address of Operand	1	Irrelevent Data (Note 1)
		5	1	Address of Operand		Operand Data (High Order Byte)
	<u> </u>	6	,	Address of Operand + 1	0	Operand Data (Low Order Byte)
<b>≾</b> R		1	î	Op Code Address	1	Op Code
	}	2	1 1	Op Code Address + 1	1 1	Address of Subroutine (High Order Byt
		3	1 1	Op Code Address + 2	1 1	Address of Subroutine (Law Order Byte
	i	4	1	Subroutine Starting Address	1 1	Op Code of Next Instruction
	9	5	1 , ]	Stack Pointer		Return Address (Low Order Byte)
	1	6	1	Stack Pointer — 1		Return Address (High Order Byte)
	ł	7	0	Stack Pointer — 2		Irrelevant Data (Note 1)
	1	8	٥	Op Code Address + 2	1 1	Irrelevant Data (Note 1)
	1	9		Op Code Address + 2		Address of Subroutine (Low Order Byt
INHERENT	<del></del>		L		نبنا	A CONTROL OF CONTROL O
ABA DAA SEC		,	1	Op Code Address	1	Op Code
ASL DEC SEI	2	2		Op Code Address + 1		Op Code of Next Instruction
ASR INC SEV CBA LSR TAB CLC NEG TAP CLI NOP TBA CLR ROL TPA						
CLV ROR TST						
DES DEX	1	1	1	Op Code Address	1 1	Op Code
INS	4	2	1 1	Op Code Address + 1	1	Op Cade of Next Instruction
INX		3	0	Previous Register Contents	1 1	Irrelevant Data (Note 1)
		4	0	New Register Contents	1	Irrelevant Data (Note 1)
PSH	ĺ	1	1	Op Code Address	1 1	Op Code
	4	2	1	Op Code Address + 1	1 1	Op Code of Next Instruction
		3	1	Stack Pointer	0	Accumulator Data
	<u> </u>	4	0	Stack Pointer 1	1	Accumulator Data
PUL		1	1	Op Code Address	1	Op Code
	4	2	1	Op Code Address + 1	1	Op Code of Next Instruction
		3	0	Stack Pointer	1 1	frrelevant Data (Note 1)
		4	1	Stack Pointer + 1	1	Operand Data from Stack
TSX	1	1	-1	Gp Code Address	1	Op Code
	4	2	1	Op Code Address + 1	1	Op Code of Next Instruction
		3	0	Stack Pointer	1 1	Irrelevant Data (Note 1)
		4	0	New Index Register	1	Irrelevant Data (Note 1)
TXS		1	1	Op Code Address	1	Op Code
	4	2	1	Op Code Address + 1	1	Op Code of Next Instruction
		3	0	Index Register	1 1	Irrelevant Data
		4	0	New Stack Painter	1 1	Irrelevent Data
ATS		1	1	Op Code Address	1	Op Code
	]	2	1	Op Code Address + 1	1 1	Irrelevant Data (Note 2)
	5	3	0	Stack Pointer	,	Irrelevant Data (Note 1)
-		4	1	Stack Painter + 1	1	Address of Next Instruction (High Order Byte)
	s i	5	1	Stack Pointer + 2	1 1	Address of Next Instruction (Low



Address Mode and Instructions	Cycles	Cycle	VMA	Address Bus	R/W	Data Bus
INHERENT (Continued)	7 - 7 - 7 - 7			Lucius Das	Line	Vete Dus
WAI		1	1	Op Code Address	1	Op Code
	1	2	1	Op Code Address + 1	1	Op Code of Next Instruction
		3	1	Stack Pointer	0	Return Address (Low Order Byte)
		4	1	Stack Pointer — 1	0	Return Address (High Order Byte)
	9	5	1	Stack Pointer - 2	0	Index Register (Law Order Byte)
	1	6	1	Stack Pointer - 3	0	Index Register (High Order Byte)
		7	1	Stack Pointer 4	0	Contents of Accumulator A
	1	8	1	Stack Pointer - 5	0	Contents of Accumulator B
		9	1	Steck Pointer - 6 (Note 4)	1	Contents of Cond. Code Register
ATI	1	1	1	Op Code Address	1	Op Code
	!	2	1	Op Code Address + 1	1 1	Irrelevant Data (Note 2)
		3	0	Stack Pointer	1	Irrelevant Data (Note 1)
	}	4	1	Stack Pointer + 1	1	Contents of Cand. Cade Register from Stack
	10	5	1	Stack Pointer + 2	1 1	Contents of Accumulator B from Stack
	1	6	1	Stack Pointer + 3	,	Contents of Accumulator A from Stack
		7	1	Stack Pointer + 4	1	Index Register from Stack (High Order Byte)
		8	1	Stack Pointer + 5	1	Index Register from Stack (Low Order Byte)
		9	1	Stack Pointer + 6	1	Next Instruction Address from Stack (High Order Byte)
		10	1	Steck Pointer + 7	1	Next Instruction Address from Stack (Low Order Byte)
SWI		1	1	Op Code Address	1	Op Code
		2	1	Op Code Address + 1	1	Irrelevant Data (Note 1)
	1	3	1	Stack Pointer	0	Return Address (Low Order Syte)
	1	4	1	Stack Pointer — 1	0	Return Address (High Order Byte)
		5	1	Stack Pointer — 2	0	Index Register (Low Order Byte)
	12	6	1	Stack Pointer — 3	0	Index Register (High Order Byte)
		7	7	Stack Pointer — 4	0	Contents of Accumulator A
		8	1	Stack Pointer — 5	0	Contents of Accumulator B
		9	1	Stack Pointer - 6	0	Contents of Cond. Code Register
		10	0	Stack Pointer — 7	1	Irrelevant Data (Note 1)
		11	1	Vector Address FFFA (Hex)	1	Address of Subroutine (High Order Byte)
		12	1	Vector Address FFFB (Hex)	1	Address of Subroutine (Low Order Byte)
RELATIVE	<del>,</del>					
BCC BHI BNE BCS BLE BPL		1	1	Op Code Address	1	Op Code
BEQ BLS BRA	4	2	1	Op Code Address 1	1 1	Branch Offset
BGE BLT BVC	1 1	3	0	Op Code Address + 2	1 1	Irrelevant Data (Note 1)
BGT BMI BVS		4	0	Branch Address	1	Irrelevant Data (Note 1)
BSA		1	1	Op Code Address	1	Op Code
	1	2	1	Op Code Address + 1	1	Branch Offset
	1 1	3	. 0	Return Address of Main Program	1	Irrelevant Data (Note 1)
	8	4	1	Stack Pointer	0	Return Address (Low Order Byte)
	-	5	1	Stack Pointer - 1	0	Return Address (High Order Byte)
		6	0	Stack Pointer - 2	1	Irrelevant Data (Note 1)
		7	0	Return Address of Main Program	1	Irrelevant Data (Note 1)
	1 1	8	0	Subroutine Address		Irrelevant Data (Note 1)

Note 1.

If device which is addressed during this cycle uses VMA, then the Data Bus will go to the high impedance three-state condition. Depending on bus capacitance, data from the previous cycle may be retained on the Data Bus.

Data is ignored by the MPU.

For TST, VMA = 0 and Operand data does not change.

While the MPU is waiting for the interrupt, Bus Available will go high indicating the following states of the control lines: VMA is low; Address Bus, R/W, and Data Bus are all in the high impedance state.




Note 3. Note 4.

ELECTRICAL C	HARACTERISTICS (Vcc = 5.0 )	/ ± 5% Vec = 0 Ta = 0 to	70°C unless otherwise noted.)

Choracteristic		Symbol	Min	Тур	Max	Unit
Input High Volt <del>age</del> .	Logic ø1,ø2	VIHC	V <sub>SS</sub> + 2.0 V <sub>CC</sub> - 0.3	-	V <sub>CC</sub> V <sub>CC</sub> + 0.1	Vdc
Input Law Voltage	Logic ø1,ø2	VIL	V <sub>SS</sub> - 0.3 V <sub>SS</sub> - 0.1	<del>-</del>	V <sub>SS</sub> + 0.8 V <sub>SS</sub> + 0.3	Vdc
Clock Overshoot/Undershoot — Input High — Input Low		Vos	V <sub>CC</sub> - 0.5 V <sub>SS</sub> - 0.5	-	V <sub>CC</sub> + 0.5 V <sub>SS</sub> + 0.5	Vdc
Input Leakage Current (V <sub>in</sub> = 0 to 5.25 V, V <sub>CC</sub> = mex) (V <sub>in</sub> = 0 to 5.25 V, V <sub>CC</sub> = 0.0 V)	Logic° ø1,ø2	lin	-	1.0	2.5 100	μAdc
Three-State (Off State) Input Current (Vin 0.4 to 2.4 V, VCC = max)	00-07 A0-A15,R/W	İTSI	-	2.0 -	10 100	μAdc
Output High Voltage  (I <sub>Laad</sub> = -205 µAdc, V <sub>CC</sub> = min)  (I <sub>Load</sub> = -145 µAdc, V <sub>CC</sub> = min)  (I <sub>Load</sub> = -100 µAdc, V <sub>CC</sub> = min)	D0-D7 A0-A15,R/W,VMA BA	VOH	V <sub>SS</sub> + 2.4 V <sub>SS</sub> + 2.4 V <sub>SS</sub> + 2.4	- - -	- - -	Vdc
Output Law Valtage (I Load = 1.6 mAde, VCC = min)		VOL	-	-	V <sub>SS</sub> + 0.4	Vdc
Power Dissipation		PD	-	0.600	1.2	W
Capacitance ** (V <sub>in</sub> = 0, T <sub>A</sub> = 25°C, f = 1.0 MHz)	91,92 TSC DBE D0-D7 Logic Inputs A0-A15.R/W.VMA	Cin	80 - - - -	7.0 10 6.5	160 15 10 12.5 8.5	pF oF
Frequency of Operation	A0-A15,R/N,VWA	Cout	0.1		1.0	MHz
Clock Timing (Figure 1) Cycle Time	· · · · · · · · · · · · · · · · · · ·	<sup>2</sup> cye	1.0	_	10	us
Clock Pulse Width (Measured at V <sub>CC</sub> - 0.3 V)	<b>∳1</b> <b>∲2</b>	PWoH	430 450	- -	4500 4500	ns
Total o1 and e2 Up Time		tut	940	-		ΛS
Rise and Fall Times (Messured between V <sub>SS</sub> + 0.3 V and	¢1,¢2 1 ∨ <sub>CC</sub> – 0.3 ∨)	tor, tot	5.0	-	50	ns
Delay Time or Clock Separation (Measured at VOV = VSS + 0.5 V)		67	0	-	9100	n\$
Overshoot Duration		tos	0	-	40	Už

<sup>\*</sup>Except IRQ and NMI, which require 3 kΩ pullup load resistors for wire-OR capability at optimum operation.


FIGURE 1 - CLOCK TIMING WAVEFORM




<sup>\*</sup>Capacitances are periodically sampled rather than 100% tested.

# MC6870A


limited function microprocessor clock 250 kHz to 2.5 MHz







PIN	CONNECTION
1	GND
3	NC
5	Ø, TTL
7	V., (+5VDC)
12	Ø₁ NMOS
13	Ø. NMOS
18	GND
20	NC
22	NC
24	NC

## WAVEFORM TIMING



#### TEST CIRCUIT





### specifications

Rating	Symbol	Value	Unit
Supply Voltage	Vu	5.00±5%	Vac
Operating Temperature Range	Ta	0 to +70	1 ·c
Storage Temperature	Tue	-55 to +125	•c
Power Supply Orain (max.)	1-	100	ΠA

ELECTRICAL CHARACTERISTICS (V  $_{\rm e} = 5.0 \pm 5\%$  , V  $_{\rm e} = 0.T_{\rm A} = 0^{\circ}$  to 70°C, unless otherwise noted)

Characteristic	Symbol	441-	Тур	Max	Unit
	3711001	MIII	71	Mex	Unit
Frequency	1		i i	ļ	1
Operating Frequency	1,	250		2.5	MHZ
Frequency stability (inclusive of calibration tolerance at +25°C, operating temperature, input voltage change, load change, aging, snock and vipration)			±.51		73
NMOS Outputs at 1.0 MHz Oper	ation**				
Pulse Width (meas at	TJ,H	430			ns
V 3V de iavail	1 773 4 1	450			

V <sub>tt</sub> = - 3V dc level)	TØ,H	450	l	1	r.s
Logic Levels	Vac Vo-c	V <sub>n</sub> -1 V <sub>11</sub> 3	=	V+ 3 V+ 1	Vac Vac
Rise and Fall Times	L t,	5 5	12 12	50 50	ns ns
*Overshoot/Undershoot Logic "1" Logic "0"	Vos	V 5 V 5		V+ 5	Vdc Vdc
Pulse duration of any over- shoot or undershoot	Tos			4G	ns
Period @ 0 3V dc Level	L		1 00		115
Eage Timing @ V.,=0 3V ac	Tx	940			r.s
NMOS Relationship @ +0 5V dc Level	ا يا	0		80	15
TTL Outputs					

TTL Outputs					
in ref to 👸 NMOS @ 0 3V ac	T				
2, 17L @ ÷1 4V ac	Ta T-	15 10	30 25	45 40	ns rs
Logic Levels	٧ص ٧ <u>-</u> :	2.4	3.2	4	705 700
Rise and Fall Times .4V and 2.4V 2.4V and .4V	t.			15	ns ns
Logic O" Sink (/Gate)	10	1		-: 6	TA
Logic '1' Source (/Gater	موا	•		_4¢	I JA
Current Output Shorted	٠,,,	1-18		-57	I TA

Load					
NMOS-Load Capacity 2 0,	Cuerts	05	120	160	) of
TTL-No of Loads				5	::
TTL-Load Capacity	C++.			50	<b>p!</b>

MOTOROLA INC. COMPONENT PRODUCTS DEPT.

<sup>\*</sup>Apply the following darimeters for frequencies other To-mad 5 (P-140) in To-mad 5 (P-

```
FAGE COI IDL.FFFL
```

```
CCCC1 NAM IEL-FEFL
0C0C2 8290 OFG $8290
0C0C2 OFT M
0C0C4 OFT S
```

```
00006
                   * -----
                   LDA A #SFF
STA A FLAFEF SETS DATA DIFECTION FEG
 00007 8290 86 FF
 00008 8292 E7 8800
                  * B TO ALL ONES CONFICLFING THE E HALF FOR OUTFLI.
                   *FIAEDE IN THE FEAL SYSTEM WOULD HAVE ADDF=54002
 00010
                  *(PROVIDED CRE-2=0). IN THIS SIXULATION THE ADDR IS
 00311
. 00012
                   * $8800. HENCE,
                  FIAELR ECU
          8800
                               188CO
 00013
 00014 8295 86 04
                        LDA A #EC4
                                       THIS SETS CRE-2=1 MAKING
 00015 8297 E7 8801
                         SIA A FIAECE
                  *$4002 THE ADDRESS FOR THE OUTPUT PERIPHERAL PEG
 00016
          .
                   * (SIMULATOF ADDF $8800) .
 00017
                  *IN REAL SYSTEM FIAECH ADDF=$4003. SIMULATOR
 81000
 00019
                   * ADDF $8801.
 00020
          8801
                  FIAECH EGU 58801
                   EFA SIRT
 00021 829A 20 2E
                   *-----THE ABOVE SEIS THE B SIDE OF THE-----
 00022
                                FIA FOR DUTFUT
 00023
```

```
*-----SUEFOUTINES (EXCEL MULT)------
00025
00026 829 C 86 34 CONVET LDA A #$34 A TO L CONV FOUTINE
00027 829E E7 8802 SIA A FLACK ENAELES CLF INTERFLFI
                 *FLAC CRA-7 BY DUMMY READ
00028
                 *FIAACE FEAL SYSTEM ADDA $4001 (SIMUL ALDE $8802).
00029
00030
        8802
                 FIAACR EQU 18802
00031 82A1 86 3F
                  LDA A #$3F
                       LLA E FLAADE DUMMY FEAD: CLF INT FLAG
00032 82A3 F6 88C3
                 *FLAADS FEAL SYS ALES $4000 (SIMUL ADER $8803)
00033
         8803
00034
                PIAAUF EGU $8803
                       STA A FIAACE STET CONV: CAL UNKASKED,
00035 82A6 E7 88C2
                 ** EDGE ACTIVE; CA2--HICH
00036
00037 82A9 01
                    NOF
                                     IN REAL SYS A WAI (WAIT
                 * FOR INTERRUPT) WOULD GO HEFF. SINCE SIMUL
00038
00039
                 * HAS NO INT HARDWARE IT MUST BE SIMULATED
                 *FY THE FOLLOWING FOUTINE ENDING IN A NOF
G0C40
                 * AT WHICH A MAID EFFAKFOINT WILL BE ENTERED.
00041
00042 82AA CE 32EE LLX
                             #NEXT
00043 82AT DF FF
                       STX
                              SFE
00044 82AF 96 FF
                      LEA A SFF
00045 REE1 36
                       FSH A
00046 8858 96 FE
                      LDA A SFE
00047 82E4 36
                       FSH A
00048 8215 36
                       FSH A
```

CCC99 82F4 58

```
PAGE 002 ILL.FRFL
 00049 8256 36
                       FSH A
 00050 82E7 36
                       FSH A
 00051 8218 36
                       FSH A
 00052 8259 36
                       FSH A
 00053 82EA 01
                        NOF
                                      FND WAI SIMULATION
00054
                 *ENTER MAID EFFAKFOINT
00055 82EF 39 NEXT RIS
C0056 82EC 86 36 INTEFT LDA A #136
                                     D TO A INTEFT PROG
OCOS7 RPFE E7 8802 STA A FIAACH
                                      CA1 MASKED CA2 LOW
00058 82C1 E6 8803
                   LEA A FIGALF
STA A FOA
00059 82C4 97 0A
                                     TEMPOPARY INFUT STO LOC COOA
00060 8206 3B
                       RII
00061
                 *----SIFT ITERATING CIFL ALGORITHM-----
00064 8207 B7 COFF SIRI SIA A MUXC DUMMY WHITE SEIS MULTIPLEX
00065
                 * TO CHANNEL O (FEAL SYS ADER $2000) TO FEAD
00066
                 * HEEL SWITCH INFOFMATION. MUX NOT SIMULATEL.
CC067
          OCFE
                 MUXC EQU SFF
00068 82CA SE COTE
                 LIS #57F SET STK FTF FOF SUEFTNS
ESF CONUFT HEEL SWITCH IN LOC OCCA
LDA A SOA
00069 85CD 8D CD
00070 82CF 96 0A
00071
                 00072 82D1 5F
                 CLF E
00073 82D2 48
                       ASL A
                 ASL A
FOL B
STA E $0B HEEL INFO: LOC $0E
00074 82D3 59
C0075 82D4 D7 OE
                 ****************
COC77 82D6 E7 OOFF SIA A MUXI BUMMY WHITE SET MUX TO
               * CHAN 1. (HEAL SYS ADD# $2400) NOT SIMULATED.
00078
00079
               MUX1 EQU $FF
CONV
        COFF
00C80 82L9 8D C1
                              CONVF1
                                     FEAD THETA FROM CHAN 1.
00081 82DE 96 0A
                      LEA A SCA
00088
                 ***** PREFARE ANGLE DATA......
00083 82DD 44
                      LSF A
COO84 82DE 81 41
                       CMF A #$41
00085 82F0 2F 7C
                      ECT CONST
C008 €
                 *****************************
00087 82F2 97 CC
                  SIA A SOC SIO THETA: LOC COOC
SIA A MUXP DUMMY WEITE: SET MUX TO
00088 82E4 E7 OOFF
00089
                 * CHAN 2. (REAL SYS ADDR 2800) NOT SIMULATED.
C0090
         OOFF
                 MUX2 EGU FFF
00091 82E7 8D B3
                      ESF . CONVET FEAD OMEGA FROM CHAN 2.
00092 82E9 96 0A
                      LDA A SCA
00093
                 ********* FFEFARE AVCLLAR VFL TATA
CC094 82FE 8E 8C
                      ADD A #580 BLIMINATES ETAS REQUIFFE
00095
                                     13 REEF INFUT ABOVE O VOLIS.
00096 88ED 97 00
                      STA A 500
STA A 501
00097 82EF 97 01
                                    FREPARE FOR SCLAFING
CCC96 88E1 ED 8100
                      JSF $5100 CALL KLLTIFLY
```

ASL P

FACE COS ILL.FFFL

00100	RRES	49		•	FOL	Α		
00101	4216	54			LSE			
00105	ROFY	77	0.0		STA	A	10E	STO MSE OF PESULT IN LOC OF
00103					STA	E	\$0E	STO LSEOF FESULT LOC OF
00104				* • • • • •	• • • •	• • •		••••••
00105	82FB	96	0B		LDA	A	\$0B	
00106	82FD	9 E	o c		ADD	A	\$OC	
00107	82FF	27	€5					ERANCH IF FULL EXTENSION
00108				*				NO HELL CONTACT
00109	8301	96	O C	*	LDA	Α	<b>\$0C</b>	
00110					EEG		CIVEDER	EFANCH IF FULL EXTENSION WHO
00111	8305	D6	CC		LDA	Е	\$00	
00112	8307	5 D	03					EFANCH IF EXTENSION
00113			81	FLEX	LDA	E	#\$81	
00114	8305	48			ASL	Α		MULTIFLY ANGLE EY 2
00115			BA		ADD	Α	# \$8 A	
00116						_	#500	
00117					PFA		ICALC	
00118	8312	CE	88	EXTENS	LDA	E:	#\$82	•
00119 00120	8314	48			ASL			MULTIPLY ANGLE EY 2
00150	8315	8 E	00				450C	
00121	8317	Ľ7	12	1 CAL C	SIA	Ŀ	£15	•
00155	8319	97	13		STA	Α	\$13	
00123	8311	L I:	12		LLX		\$12	LOAD X WITH LOOKUP ALDE
00124	531E	A6	00		LDA	A	0 • X	
00125					STA	Α	₹0	
00186	8381	96	CE		LDA	A	€CF	SETUP FOR MULTIPLY
(0127	8383	37	C 1		SIA	£	<b>§ 1</b>	SETUP FOR MULTIPLY
0018s	8325	FE	x1C0		JSF		\$8100	FIND D: CALL MULTIFLY
00130	8328	58			ASL FOL ASL	E		
00130	8359	45			FOL	Α		
00131	8325	48			ASL	A		
00132	W 35 F	97	OF		STA	Α	101	SIO D: MSE IN LOC OF
00133 00134	x351:	) <del>(</del>	OD		LDA	Α	\$OD	
00134	5321	97	Cl	•	STA	Α	£ 1	SETUP FOR MULTIFLY
00135	8331	EL	8100		JSF	_	58100	FIND F: CALL MULTIFLY
20100	7.005	27		•	ASL	E		STO MSE F: LOC 10
00107	0000	49			نان:	A		
00138	533E	97	10		STA	A	\$10	STO MSE F: LOC 10
00139	8338	D /	11		SIA	b	\$11	S10 LSE F: LOC 11
00140					LEX		\$12	
								(
00142 00143					STA			SETUP FOR MULTIPLY
00143			5160		JSF		28 100	FIND E: CALL MULTIFLY
00144					ASL			
					FOL			
00146 00147					ASL		£10	ELELACE FOR APPLICATION -
					LIF		\$1C	PREPARE FOR ALD: LD MSE F
00148					ADD			ADD D
00149 00150					ALC			CARRY
					ADD			ALD LSE F
00151 00152			CO		alc Lsh		<b>₹</b> \$0	CAHRY
00152								first to the transfer of contract
00133	. 001	٦ (			FOF	-		SHIFT TO HIGHT JUSTIFY

```
FAGE 004 IDL.FRFL
```

TOTAL EFROFS 00000

```
*-----SET RESTART AND INTEFFURT VECTORS-----
-00173
    87FA 0000
    87FC GG00
    87FE 8290
CC176
                END
00177
FIAEDR 8800
FIAECP 8801
CONVET 829 C
FIAACE 88C2
FIAADH 8803
NEX1 85EE
INTEFT 82EC
STRT 82C7
MUXO COFF
MUX1 OOFF
MUX2 OOFF
FLFX 8309
EXTENS 8312
ICALC 8317
CONST 835E
LOCK 8366
UNLOCK 836E
```

PACE 001 MULTIFLY

```
MULTIFLY
00001
                     NAM
00005
                     OPT
                          M
                          S
                     OFT
00003
                  ORG $8100
LDA B #500
STA B $C2 SET SIGN EYTE FOR + A
LDA A $00 READ FACTOR A INTO ACC A
00004 8100
00005 8100 C6 00
0000€ 8102 D7 02
00007 8104 96 00
                *-----FIND ABS(A)-----
00003
                EPL EF1 EFANCH TO EF1 IF +
LDA E #$80 \
STA E $2 SET SIGN EYTE FOF - A
NEG A PRODUCE + OF A
00009 8106 24 05
00010 8108 C6 80
 00011 810A D7 02
00012 810C 40
                . 00013
               EP1 STA A 53 STO AES(A): LOC 0003
 00014 810D 97 03
               00015
                * HALF EYTE (MSHE) AND LSHB
LSR A
LSR A
 00016
 00017 810F 44
 00018 8110 44
                     LSR A
 00019 8111 44
00020 8112 44
                     LSR A
                     STA A $4 STO MSHE(ABS(A)): LSHE LOC C4
 00021 8113 97 C4
 00022 8115 96 C3
                     LDA A 53
                     AND A #$0F
SIA A $3 STO LSHE(AES(A)): LSHE LOC 03
00023 8117 84 OF
 00024 8119 97 03
                *-----
 00025
                    LDA A $1 REAL FACTOR E INTO ACC A
 00026 811E 96 01
                *-----AES(E)-----
                BFL BF2 EFANCH TO PF2 IF +
NEG A PFODUCE + OF E
 00028 811D 2A 07
 00029 811F 40
                *.....DETERMINE SIGN OF ANSWER.....
 00030
                LDA B $2
EOF D #$80
 00031 812C D6 08
 00035 8155 C8 80 .
                     SIA E $2 SIO SIGN OF ANS: LOC CCC2
 00033 8124 D7 C2
 00034
                *..........
                *------
 00035
00036 8126 97 C5 EF2 S1A A $5 STO AES(E): LOC CCC5
               *------FARSE AES(E) AS AES (A)------
 00037
               AND A #SFC
SIA A 16
SUE A 15
NEG A
ASL A
ASL A
ASL A
 00038 8128 84 FO
 00039 812A 97 06
                                  SID MSHE(ABS(E)): LOC MSHE OF
 00040 8120 90 05
 00041 812E 40
 00042 812F 48
 00043 8130 48
 00044 8131 48
 00045 8132 48
                     STA A $5 STO LSHE(AES(E)): LOC MSHE 05
 00046 8133 97 05
                *------
 CC047
                *----LOOKUF C-----
 00048
                   OFA A $3 FORM LOW ADDR EYTE FOR C LKP
STA A $9
 00049 8135 9A 03
 00050 8137 97 09
                   LDA A #$80
SIA A $8 SET HIGH ADDR EYTE: ALL LKFS
LDX $8
 00051 8139 86 80
 00052 8135 97 08
 00053 813D DE C8
```

FACE OOP MULTIFLY

								•
00055	8141	97	C 7		STA	Α	<b>3</b> 7	STO C* LOC 0007
00056				*				
00057				*			-LOOKUF E	
00058	8143	96	06		LDA	A	\$6 .	
00059	8145	9 A	СЗ		OFA	A	\$3	
00060	8147	97	09		STA	A	<b>\$</b> 9	STO LOW ADDR BYTE FOR E LKP
00061	8149	DE	80		LDX		<b>£</b> 8	
00062	814E	A6	00		LDA	A	0 • X	READ E
000€3	814D	97	03		STA	A	£ 3	STO E: LOC 0003
00064				*				~~~~
00065				*			-LOOKUP F	*******
00066	814F	96	06		LDA	Α	\$6	
00067	8151	9Α	04		OFA			
00068	8153	97	09		STA	Α	\$5	SIO LOW ADDR EYTE FOR F LKF
00069	8155	DE	80		LDX		\$8	
00070	8157	A6	00		LDA	A	0.X	
00071	8159	97	06		SIA	A	\$6	S10 F: L0CC0C6
00072	•			•				
00073	•			*			LOOKUF	D
00074	815E	96	04		LDA			
00075	815D	9 A	05		OPA	Α	<b>\$</b> 5	
00076					STA			STO LOW ADDR FOR D LOOKE
00077	8161	DE.	C8		LDX		\$8	
00078	8163	A6	00		LDA	A	O.X	S10 D: LOC ACCA
00079				*				
0.008.0				*		-SE	TUP D FOR	ADD
00081	8165	5 F			CLF			CLEAR ACC B FOR SHIFTING
00082				* • • • •	• • • •	• • •	SFLIT SHI	F1
00083					LSF	Α		
00084	8167	56			ROF	B		
00085	81 <i>6</i> 8	44			LSF	A		
00086					ROR	E		
00087					LSF	A		·
00088	816E	56			FOP	F		•
00089	816C	44			LSF	A		·
00090	816D	56			ROF	P		
00091				*****	• • • • •	• • •	• • • • • • • •	
00095					SIA	Α	\$4	\$10 MSHE(D): LOC LSHE GOGA
00093	8170	D7	05		STA	E	<b>\$</b> 5	S10 LSHE(D): LOC MSHE CCC5
00094				*			-SETUP E	FOR ADD
00095	8172	9€	03		LDA	Α		READ E INTO ACC A
0009€	8174	5 F			CLR	E		CLEAR F FOR SHIFTING
00097				*****	• • • • •	• • •	·SFLIT SH	IF1
00098					LSR	A	-	
00099					FOR	E.		
00100	8177	44			LSR	Α		
00101	8178	5€			FOF	B		
00105		44			LSR	A		•
00103	817A	56			FOF	¥		
00104					LSi	A		
00105	8170	56			FOR			•
00106				*•••••	• • • •			•••••
00107				*				
00108	817D	DE	07		ADD	E	<b>\$</b> 7	C+LSHE(E)

FAGE 003 MULTIFLY

00109 817	F 99 06	ADC	Α	\$6	MSHB(E)+F+CARFY
00110 818	1 DB 05	ADD	Б	<b>\$</b> 5	ADD LSHE(D)
CO111 818	3 99 04	214	£	54	ADE WSHE(L)+CARBY
00112 818	5 97 03	STA	A.	<b>5</b> 3	\$10 M\$B(ANS): LOC 0003
00113 818	7 E7 04	STA	E	<u> </u>	510 LSE(ANS): LOC CC04
00114 8189	7E 0103	JMP		<b>5103</b>	
00115		END			
EF1 81	OD		•		
EF2 81	26				

TOTAL ERROFS 00000

```
144
        DIMENSION Q(16)
        READ(5,10) 0
        WRITE(5,40)
10
        FORMAT(16A1)
        DO 30 J=1,16
        00 30 K=1,16
        L=(J-1)*(K-1)
        M#IFIX(FLOAT(L)/16.)
        N=L-M*16
        M=M+1
        N=N+1
        WRITE(5,20) Q(J),Q(K),L,Q(M),Q(N)
30
        STOP
        FORMAT(6%, 281, 12%, [4, 11%, 281)
20
        FORMAT(27/27) 484 TABLE LOOK UP GENERATOR1/258,1400R1.58,
410
       "DECIMAL PRODUCT", 5%, "DATA")
        END
```

## 4X4 TABLE LOOK UP GENERATOR

\*


DECIMAL PRODUCT	DATA
	99
	99
	99
	99
	99
0	99
9	99
	99
	90
	99
	ออ
	99
	ออ
	90
	90
0	ออ
0	90
1	01
2	02
3	93
4	94
5	95
6	96
7	07
3	03
9	93
10	2 A
11	9B
12	ac
13	90
14	ÐΕ
	0 F
Ø	99
2	92
4	<b>0</b> 4
6	96
3	93
	อค
12	90
	9999999999999999459945924639

MPU-BASED	<b>S</b>	2	KNEE CONTROL
			KNEE CONTROL
	ଶ୍ର <u>ଗ୍</u> ର		
	68 6		
	68 6: 60 7:	5 ·42 2 48	
	6D 7:		
	6E g.		
	6F 91	3 5ค	
	70 ·	ว ออ	
		7 97	
	72 19 73 2:	9E	
	74 28	15	
	75 3:	3 10 5 23	
•	76 43	2 P	
	77 49	31	
	78 56	38	
	79 63 78 78		
	78 77	46 40	
	70 34		
•	?V 91		
•	7E 98	62	
	?F 105		
	કછે . ફ 31 ક		
	31 8 32 16		•
	33 24		
	34 32	20	
	35 40		
	<u>6</u> 48	38	
	56		
	64 19 72	40	
	:A 30	48 50	
:	8 38	58 58	
:3	°C 96	60	
:3	D 194	68	
3	E 112 F 126	70	
्र •	F . 126	78	
3		29 29	
9	2 18 3 - 27	12	
9	1 9 2 13 3 27 4 36 5 45	18	
9	4 36	24	
9	5 45	20	
ģ	6 54 7 47	36 3F	
9	7 63 8 72	43 3F	
9	9 31	51	
9	A 99	5A	
9 9	E 99	63	
, , , , , , , , , , , , , , , , , , ,	0 103 D 117	5C	
9	F 406	75	
9 9 9	E 126 F 135	7E 37	
A:	3 g	99	
A:	1 10	อล	
A: A:	2 20 3 30	14 1E 28 32 30 46	
n. Å:	الاذ 10	1E	
នៈ គ: គ: គ: គ:	4 40 5 50 60	35	
A.	60	30	
<b>第</b>	7 79	46	
ក: កំ:	39 7 30	50 5A	
AF	100	อห 64	
	200	<b>9</b> ₹	

MPU-BASED

	ED	182	86
	EΕ	196	€4
	EF	210	92
	FØ	<b>9</b>	99
	F1	15	ЭF
	F2	30	1E
	F3	45	20
	F4	60	30
	F5	75	48
	F6	90	58
	F7	105	69
	FS	120	7:3
	F3	135	37
	FA	150	36
	FB	165	คร
	FC	130	84
	FD	195	C3
	FE	210	02
	FF	225	E1
TOP			

STOP --



(0 to 70°C: L or P Suffix)

# MC6800C

(-40 to 85°C; L Suffix only)

#### **MICROPROCESSING UNIT (MPU)**

The MC6800 is a monolithic 8-bit microprocessor forming the central control function for Motorola's M6800 family. Compatible with TTL, the MC6800 as with all M6800 system parts, requires only one +5.0-volt power supply, and no external TTL devices for bus interface.


The MC6800 is capable of addressing 65K bytes of memory with its 16-bit address lines. The 8-bit data bus is bidirectional as well as 3-state, making direct memory addressing and multiprocessing applications realizable

- Eight-Bit Parallel Processing
- Bi-Directional Data Bus
- Sixteen-Bit Address Bus 65K Bytes of Addressing
- 72 Instructions Variable Length
- Seven Addressing Modes Direct, Relative, Immediate, Indexed, Extended, Implied and Accumulator
- Variable Length Stack
- Vectored Restart
- Maskable Interrupt Vector
- Separate Non-Maskable Interrupt Internal Registers Saved in Stack
- Six Internal Registers Two Accumulators, Index Register,
   Program Counter, Stack Pointer and Condition Code Register
- Direct Memory Addressing (DMA) and Multiple Processor Capability
- Clock Rates as High as 1 MHz
- Simple Bus Interface Without TTL
- Halt and Single Instruction Execution Capability

# MOS


(NCHANNEL, SILICON-GATE)

**MICROPROCESSOR** 



CERAMIC PACKAGE CASE 715

NOT SHOWN: P SUFFIX
PLASTIC PACKAGE
CASE 711



# Look-up table for $[\tau/\omega^2]$ (0)

Knee Angle units: (degrees)	τ/ω² units: (inlbsec.²)	14-bit representation (implicit scale factor: 3.588x10 <sup>-3</sup> inlbsec. <sup>2</sup> )
flexion	flexion	flexion
	SPECIAL CASE	SPECIAL CASE
0 1 2 3 4 5 6 7 8	0	0
2	0	0
3	0	0
4	0	0
5	0 0	0
7	0	ő
8	Ŏ	ŏ
9	Ō	0
10	0	0
11	0	0
12 13	. 0516	000E
13	.0473 .0905	000D 0019
15	. 0868	0019
16	. 1250	0023
17	. 1200	0021
18	. 1538	002B
19	. 1479	0029
20 21	. 1780	0032
22	. 1715 . 1983	0030 0037
23	. 1913	0037
24	. 2155	0030
25	. 2378	0042
26	. 2585	0048
27	. 2778	0040
28 29	. 2956	0052
30	.3122 .3382	0057 005E
31	. 3527	0062
32	. 3780	0069
33	. 4031	0070
34	. 4150	0074
35	. 4395	007A
36 37	. 4638	0101
38	. 4883 . 5207	0108 0111
39	. 5680	0111
40	. 6391	0132

### 41	MPU-BASED	97	KNEE CONTROL
42	41	. 6864	013F
44		. 7813	
45 1.093 0.230 46 1.397 0.305 47 1.781 0.370 48 2.216 0.469 49 2.711 0.573 50 3.133 0.669 51 3.537 0.754 52 3.915 0.843 53 3.803 0.824 54 3.407 0.735 55 3.029 0.64C 56 2.736 0.574 57 2.498 0.538 58 2.264 0.477 59 1.959 0.422 60 1.745 0.366 61 1.457 0.316 62 1.070 0.224 64 0 0 0 0.066 65 2.493 0.536 66 SPECIAL CASE SPECIAL CASE  EXTENSION EXTENSION EXTENSION SPECIAL CASE  EXTENSION EXTENSION SPECIAL CASE  EXTENSION EXTENSION SPECIAL CASE  EXTENSION O SPECIAL CASE SPECIAL CASE  EXTENSION SPECIAL CASE SPECIAL CASE  EXTENSION O SPECIAL CASE SPECIAL CASE  EXTENSION O O O O O O O O O O O O O O O O O O			
46 1.397 0305 47 1.781 0370 48 2.216 0469 49 2.711 0573 50 3.133 0669 51 3.537 075A 52 3.915 0843 53 3.803 0824 54 3.407 0735 55 3.029 0642 56 2.736 057A 57 2.498 0536 58 2.264 0477 59 1.959 0422 60 1.745 0366 61 1.457 0316 61 1.457 0316 61 1.457 0316 61 1.457 0316 61 1.745 0366 61 1.745 0366 61 1.745 0366 61 1.745 0366 61 1.745 0366 61 1.759 0119 64 0 0 0 65 2.493 0537 66 SPECIAL CASE SPECIAL CASE  EXTENSION EXTENSION EXTENSION EXTENSION 0 SPECIAL CASE SPECIAL CASE 1 43.56 SPECIAL CASE 1 43.56 SPECIAL CASE 1 43.56 SPECIAL CASE 1 43.56 SPECIAL CASE 1 44.58 5 4.698 0B7C 5 4.698 0B7C 5 4.698 0B7C 5 4.698 0B7C 5 4.698 0B7C 5 4.698 0B7C 5 4.698 0B7C 5 4.698 0B7C 5 4.698 0B7C 5 4.698 0B7C 6 4.221 0918 7 4.194 0911 8 4.167 0919 9 4.058 0B7C 11 3.905 0B4C 12 3.784 0B1E 13 3.905 0B4C 11 3.905 0B4C 11 3.905 0B4C 11 3.905 0B4C 11 3.905 0B4C 11 3.905 0B4C 11 3.905 0B4C 11 3.905 0B4C 11 3.905 0B4C 11 3.905 0B4C 11 3.905 0B4C 11 3.905 0B4C 11 3.905 0B4C 11 3.905 0B4C 11 3.905 0B4C 11 3.905 0B4C 11 3.905 0B4C 11 3.905 0B4C 12 3.784 0B1E 13 3.588 065C 14 3.558 075F 15 3.431 073C 16 3.309 071A 17 3.266 070E 18 3.130 0668 19 3.088 0665C			
47			
### 2.216			
49			
50         3.133         0669           51         3.537         0.75A           52         3.915         0.843           53         3.803         0.824           54         3.407         0.735           55         3.029         0.64C           56         2.736         0.57A           57         2.498         0.538           58         2.264         0.477           59         1.959         0.422           60         1.745         0.366           61         1.457         0.316           62         1.070         0.22A           63         .549         0.119           64         0         0         0           65         2.493         0.57           66         SPECIAL CASE         SPECIAL CASE           EXTENSION         EXTENSION         EXTENSION           EXTENSION         EXTENSION         EXTENSION           SPECIAL CASE         SPECIAL CASE           1         43.56         SPECIAL CASE           1         43.56         SPECIAL CASE           2         13.3         1C7F           3			
51         3.537         075A           52         3.915         0843           53         3.803         0824           54         3.407         0735           55         3.029         064C           56         2.736         057A           57         2.498         0538           58         2.264         0477           59         1.959         0422           60         1.745         0366           61         1.457         0316           62         1.070         022A           63         .549         0119           64         0         0         0           65         2.493         0537           66         SPECIAL CASE         SPECIAL CASE           EXTENSION         EXTENSION         EXTENSION           EXTENSION         EXTENSION         EXTENSION           5         2.493         0537           5         2.493         057           5         3.56         2.568           2         13.3         1C7F           3         7.688         105E           4         5.498 <t< th=""><th></th><th></th><th></th></t<>			
52       3.915       0843         53       3.803       0824         54       3.407       0735         55       3.029       064C         56       2.736       057A         57       2.498       0538         58       2.264       0477         59       1.959       0422         60       1.745       0366         61       1.457       0316         62       1.070       022A         63       .549       0119         64       0       0       0         65       2.493       0537         66       SPECIAL CASE       SPECIAL CASE         EXTENSION       EXTENSION EXTENSION EXTENSION SPECIAL CASE         EXTENSION       EXTENSION EXTENSION OBJECT         2       13.3       1C7F         3       7.688       105E         4       43.56       SE68         1       43.56       SE68         4       105E       SE68         4       105E       SE68         4       105E       SE68         4       105E       SE68         4       105E<			
54         3.407         0735           55         3.029         064C           57         2.498         0538           58         2.264         0477           59         1.959         0422           60         1.745         0366           61         1.457         0316           62         1.070         022A           63         .549         0119           64         0         0         0           65         2.493         0537           66         SPECIAL CASE         SPECIAL CASE           EXTENSION         EXTENSION EXTENSION SPECIAL CASE           EXTENSION         EXTENSION EXTENSION SPECIAL CASE           1         43.56         5E68           2         13.3         1C7F           3         7.688         105E           4         4.98         0B7C           5         4.698         0A1D           6         4.221         0918           7         4.194         0911           8         4.167         0909           10         4.058         0872           10         4.058         0852 <td>52</td> <td></td> <td></td>	52		
55         3.029         064C           56         2.736         057A           57         2.498         0538           58         2.264         0477           59         1.959         0422           60         1.745         0366           61         1.457         0316           62         1.070         022A           63         .549         0119           64         0         0           65         2.493         0537           66         SPECIAL CASE         SPECIAL CASE           EXTENSION         EXTENSION         EXTENSION           EXTENSION         EXTENSION         EXTENSION           SPECIAL CASE         SPECIAL CASE           1         43.56         5E68           2         13.3         1C7F           3         7.688         105E           4         5.498         0B7C           5         4.998         0A1D           6         4.221         0918           7         4.194         0911           8         4.167         0909           4.058         0872           10		<b>3.</b> 803	0824
56         2.736         057A           57         2.498         0538           58         2.264         0477           59         1.959         0422           60         1.745         0366           61         1.457         0316           62         1.070         022A           63         .549         0119           64         0         0           655         2.493         0537           66         SPECIAL CASE         SPECIAL CASE           EXTENSION         EXTENSION         EXTENSION EXTENSION           EXTENSION         EXTENSION EXTENSION         EXTENSION EXTENSION           SPECIAL CASE         SPECIAL CASE           1         43.56         SPECIAL CASE           2         13.3         1C7F           3         7.668         105E           4         5.498         0B7C           5         4.698         0A1D           6         4.221         0918           7         4.194         0911           8         4.167         0909           9         4.058         0872           10         4.006 <td></td> <td></td> <td></td>			
57         2. 498         0538           58         2. 264         0477           59         1. 959         0422           60         1. 745         0366           61         1. 457         0316           62         1. 070         022A           63         . 549         0119           64         0         0           65         2. 493         0537           66         SPECIAL CASE         SPECIAL CASE           EXTENSION         EXTENSION         EXTENSION           O         SPECIAL CASE         SPECIAL CASE           1         43. 56         5E68           2         13. 3         1C7F           3         7. 688         105E           4         5. 498         0B7C           5         4. 698         0A1D           6         4. 221         0918           7         4. 194         0911           8         4. 167         0909           9         4. 058         0872           10         4. 006         085C           11         3. 905         0840           12         3. 784         0			
58         2. 264         0477           59         1. 959         0422           60         1. 745         0366           61         1. 457         0316           62         1. 070         022A           63         . 549         0119           64         0         0           65         2. 493         0537           66         SPECIAL CASE         SPECIAL CASE           EXTENSION         EXTENSION         EXTENSION SPECIAL CASE           1         43. 56         SPECIAL CASE           2         13. 3         1C7F           3         7. 688         105E           4         5. 498         0B7C           5         4. 698         0A1D           6         4. 221         0918           7         4. 194         0911           8         4. 167         0909           9         4. 058         0872           10         4. 006         085C           11         3. 905         0805           14         3. 592         0805           14         3. 592         0805           15         3. 431			
59       1.059       0422         60       1.745       0366         61       1.457       0316         62       1.070       022A         63       .549       0119         64       0       0         65       2.493       0537         66       SPECIAL CASE       SPECIAL CASE         EXTENSION       EXTENSION       EXTENSION         0       SPECIAL CASE       SPECIAL CASE         1       43.56       SE68         2       13.3       1C7F         3       7.688       105E         4       4.98       0A1D         6       4.221       0918         7       4.98       0A1D         6       4.221       0918         7       4.194       0911         8       4.167       0909         9       4.058       0872         10       4.006       085C         11       3.905       0840         12       3.784       081E         13       3.692       0805         14       3.558       075F         15       3.431       0.			
60 1.745 0366 61 1.457 0316 62 1.070 022A 63 .549 0119 64 0 0 055 65 2.493 0537 66 SPECIAL CASE SPECIAL CASE  EXTENSION EXTENSION EXTENSION 0 SPECIAL CASE SPECIAL CASE 1 43.56 5E68 2 13.3 1C7F 3 7.688 105E 4 5.498 0B7C 5 4.698 0A1D 6 4.221 0918 7 4.194 0911 8 4.167 0909 9 4.058 0872 10 4.006 085C 11 3.905 085C 11 3.905 0840 12 3.784 081E 13 3.692 0805 14 3.558 075F 15 3.431 073C 16 3.309 071A 17 3.266 070E 18 3.130 0668 19 3.088 065C 20 2.878 065C			
61 1.457 0316 62 1.070 022A 63 .549 0119 64 0 0 0 65 2.493 0537 66 SPECIAL CASE SPECIAL CASE  EXTENSION EXTENSION EXTENSION 0 SPECIAL CASE SPECIAL CASE 1 43.56 SE68 2 13.3 1C7F 3 7.688 105E 4 5.498 08FC 5 4.698 0A1D 6 4.221 0918 7 4.194 0911 8 4.167 0909 9 4.058 0872 10 4.006 085C 11 3.905 0840 12 3.784 081E 13 3.692 0805 14 3.558 075F 15 3.431 073C 16 3.309 071A 17 3.266 070E 18 3.130 0668 19 3.088 065C 20 2.878 0652			
62 1.070 022A 63 .549 0119 64 0 0 0 65 2.493 0537 66 SPECIAL CASE SPECIAL CASE  EXTENSION EXTENSION EXTENSION 0 SPECIAL CASE SPECIAL CASE 1 43.56 SE68 2 13.3 1C7F 3 7.688 105E 4 5.498 0B7C 5 4.698 0A1D 6 4.221 0918 7 4.194 0911 8 4.167 0909 9 4.058 0872 10 4.058 0872 10 4.006 085C 11 3.905 0840 12 3.784 081E 13 3.692 0805 14 3.558 075F 15 3.431 073C 16 3.309 071A 17 3.266 070E 18 3.130 066E 19 3.088 065C 20 2.878			
63 64 0 0 055 2.493 0537 66 SPECIAL CASE SPECIAL CASE  EXTENSION SPECIAL CASE 1 43.56 2 13.3 7.688 10.5E 4 5.498 0B7C 5 4.698 0A1D 6 4.221 0918 7 4.194 0911 8 4.167 0909 9 4.058 4.058 0872 10 4.066 085C 11 3.905 0840 12 3.784 081E 13 3.692 0805 14 3.558 075F 15 3.431 073C 16 3.309 071A 17 3.266 070E 18 3.130 0668 19 3.088 065C 20 2.878	· -		
65         2.493         0537           66         SPECIAL CASE         SPECIAL CASE           EXTENSION         EXTENSION         EXTENSION           0         SPECIAL CASE         SPECIAL CASE           1         43.56         SPECIAL CASE           2         13.3         1C7F           3         7.688         105E           4         5.498         0B7C           5         4.698         0A1D           6         4.221         0918           7         4.194         0911           8         4.167         0909           9         4.058         0872           10         4.006         085C           11         3.905         0840           12         3.784         081E           13         3.692         0805           14         3.558         075F           15         3.431         073C           16         3.309         071A           17         3.266         070E           18         3.130         0668           19         3.088         065C           20         2.878         0622<	63		
EXTENSION         EXTENSION         EXTENSION           0         SPECIAL CASE         SPECIAL CASE           1         43.56         SPECIAL CASE           2         13.3         1C7F           3         7.688         105E           4         5.498         0B7C           5         4.698         0A1D           6         4.221         0918           7         4.194         0911           8         4.167         0909           9         4.058         0872           10         4.006         085C           11         3.905         0840           12         3.784         081E           13         3.692         0805           14         3.558         075F           15         3.431         073C           16         3.309         071A           17         3.266         070E           18         3.130         0668           19         3.088         065C           20         2.878         0622		0	0
EXTENSION         EXTENSION         EXTENSION           0         SPECIAL CASE         SPECIAL CASE           1         43.56         5E68           2         13.3         1C7F           3         7.688         105E           4         5.498         0B7C           5         4.698         0A1D           6         4.221         0918           7         4.194         0911           8         4.167         0909           9         4.058         0872           10         4.006         085C           11         3.905         0840           12         3.784         081E           13         3.692         0805           14         3.558         075F           15         3.431         073C           16         3.309         071A           17         3.266         070E           18         3.130         0668           19         3.088         065C           20         2.878         0622			
O       SPECIAL CASE       SPECIAL CASE         1       43.56       5E68         2       13.3       1C7F         3       7.688       105E         4       5.498       0B7C         5       4.698       0A1D         6       4.221       0918         7       4.194       0911         8       4.167       0909         9       4.058       0872         10       4.006       085C         11       3.905       0840         12       3.784       081E         13       3.692       0805         14       3.558       075F         15       3.431       073C         16       3.309       071A         17       3.266       070E         18       3.130       0668         19       3.088       065C         20       2.878       0622	66	SPECIAL CASE	SPECIAL CASE
O       SPECIAL CASE       SPECIAL CASE         1       43.56       5E68         2       13.3       1C7F         3       7.688       105E         4       5.498       0B7C         5       4.698       0A1D         6       4.221       0918         7       4.194       0911         8       4.167       0909         9       4.058       0872         10       4.006       085C         11       3.905       0840         12       3.784       081E         13       3.692       0805         14       3.558       075F         15       3.431       073C         16       3.309       071A         17       3.266       070E         18       3.130       0668         19       3.088       065C         20       2.878       0622	EXTENSION	EXTENSION	EXTENSION
2       13. 3       1C7F         3       7. 688       105E         4       5. 498       0B7C         5       4. 698       0A1D         6       4. 221       0918         7       4. 194       0911         8       4. 167       0909         9       4. 058       0872         10       4. 006       085C         11       3. 905       0840         12       3. 784       081E         13       3. 692       0805         14       3. 558       075F         15       3. 431       073C         16       3. 309       071A         17       3. 266       070E         18       3. 130       0668         19       3. 088       065C         20       2. 878       0622		SPECIAL CASE	
3       7.688       105E         4       5.498       0B7C         5       4.698       0A1D         6       4.221       0918         7       4.194       0911         8       4.167       0909         9       4.058       0872         10       4.066       085C         11       3.905       0840         12       3.784       081E         13       3.692       0805         14       3.558       075F         15       3.431       073C         16       3.309       071A         17       3.266       070E         18       3.130       0668         19       3.088       065C         20       2.878       0622			
10       4.006       085C         11       3.905       0840         12       3.784       081E         13       3.692       0805         14       3.558       075F         15       3.431       073C         16       3.309       071A         17       3.266       070E         18       3.130       0668         19       3.088       065C         20       2.878       0622	2		
10       4.006       085C         11       3.905       0840         12       3.784       081E         13       3.692       0805         14       3.558       075F         15       3.431       073C         16       3.309       071A         17       3.266       070E         18       3.130       0668         19       3.088       065C         20       2.878       0622			
10       4.006       085C         11       3.905       0840         12       3.784       081E         13       3.692       0805         14       3.558       075F         15       3.431       073C         16       3.309       071A         17       3.266       070E         18       3.130       0668         19       3.088       065C         20       2.878       0622	<b>4</b> 5		
10       4.006       085C         11       3.905       0840         12       3.784       081E         13       3.692       0805         14       3.558       075F         15       3.431       073C         16       3.309       071A         17       3.266       070E         18       3.130       0668         19       3.088       065C         20       2.878       0622	6		
10       4.006       085C         11       3.905       0840         12       3.784       081E         13       3.692       0805         14       3.558       075F         15       3.431       073C         16       3.309       071A         17       3.266       070E         18       3.130       0668         19       3.088       065C         20       2.878       0622	7		
10       4.006       085C         11       3.905       0840         12       3.784       081E         13       3.692       0805         14       3.558       075F         15       3.431       073C         16       3.309       071A         17       3.266       070E         18       3.130       0668         19       3.088       065C         20       2.878       0622	8	4. 167	
10       4.006       085C         11       3.905       0840         12       3.784       081E         13       3.692       0805         14       3.558       075F         15       3.431       073C         16       3.309       071A         17       3.266       070E         18       3.130       0668         19       3.088       065C         20       2.878       0622	9		
12       3.784       081E         13       3.692       0805         14       3.558       075F         15       3.431       073C         16       3.309       071A         17       3.266       070E         18       3.130       0668         19       3.088       065C         20       2.878       0622		4. 006	085C
13       3.692       0805         14       3.558       075F         15       3.431       073C         16       3.309       071A         17       3.266       070E         18       3.130       0668         19       3.088       065C         20       2.878       0622			
14       3.558       075F         15       3.431       073C         16       3.309       071A         17       3.266       070E         18       3.130       0668         19       3.088       065C         20       2.878       0622			
15       3.431       073C         16       3.309       071A         17       3.266       070E         18       3.130       0668         19       3.088       065C         20       2.878       0622			
16       3.309       071A         17       3.266       070E         18       3.130       0668         19       3.088       065C         20       2.878       0622			
17       3. 266       070E         18       3. 130       0668         19       3. 088       065C         20       2. 878       0622			
18       3. 130       0668         19       3. 088       065C         20       2. 878       0622			
19       3.088       065C         20       2.878       0622			
<b>20 2.</b> 878 0622	19		
21 2. 735 057A		2. 878	
	21	2. 735	057A

MPU-BASED	88	KNEE CONTROL
22 23	2. 519 2. 380	053E 0517
24	2. 380 2. 242	0471
25	2. 045	043A
26	1. 910	0414
27	1. 794	0374
28	1. 726	0361
29	1.607	0340
30	1. 488	031F
31	1. 408	0308 0266
32 33	1. 286 1. 163	0244
34	1. 103	0230
35	0. 987	0213
36	0. 908	017D
37	0.822	0165
38	<b>0.</b> 757	0153
39	0.712	0146
40	0.663	0139
41	. 630	0130
42	. 684	013F 0141
43 44	.694 .730	014B
45	.708	0145
46	. 694	0141
47	. 651	0135
48	. 634	0131
49	. 589	0124
50	. 567	011E
51	. 444	007C
52 53	. 270	004B
53 54		0
55	0	0
56	Ŏ	Ŏ
57	Ö	Ö
58	Ö	Ŏ
59	0	0
60	0	0
61	0	0
62	0	0
63	0	0
64 65	0	0
66	O Special Case	SPECIAL CASE

```
: 9
 FXEUG 1-1 MAID
 *51
 ENT ATTE 8227 REEA
 *8530;(
 F-8292 X-8031 A-FF E-00 C-C8 S-FF8A
 F-8295 X-8031 A-FF E-00 C-C8 S-FF8A
 F-8297 X-3031 A-C4 E-CC C-CC S-FF8A
 F-829A X-8031 A-04 E-00 C-C0 S-FF8A
 F-82C7 X-8031 A-04 E-C0 C-C0 S-FF8A
 F-R8CA X-R031 A-04 E-00 C-C0 S-FF8A
 P-82CL X-8031 A-04 E-00 C-C0 S-007F
 F-8290 X-8031 A-04 E-00 C-00 5-007E
 F-829F X-P031 A-34 E-C0 C-C0 S-C07E
 F-82A1 X-8031 A-34 E-00 C-C0 S-007D
 P-82A3 X-8031 A-3F E-00 C-C0 S-007D
F-8246 X-8031 A-2F F-3D C-CO S-007D
P-82A9 X-8031 A-3F E-3F C-CO S-CC7E
P-82AA X-8031 A-3F E-3D C-CO S-007D
F-82AL X-89EE A-3F F-3D C-08 S-007D
P-82AF X-82FF A-3F E-3D C-C8 5-CC7D
F-82E1 X-82EE A-EF E-3D C-08 S-007D
P-88F8 X-88FE A-EE E-3D C-08 S-0070
F-8984 X-8888 A-89 E-30 C-08 $-0070
F-82E5 X-88EE 4-82 E-3D C-C8 S-007E
F-82E6 X-82EE A-82 E-3D C-C8 S-C07A
F-82E7 X-82FE A-82 E-3D C-08 5-0079
F-8218 X-821E A-82 E-3D C-C8 S-C078
P-82E9 X-32EE A-82 E-3D C-C8 S-0077
F-82FA X-82EE A-92 E-3D C-C8 S-CC76
. *8803/3E C1
*51
END ADDE 82BA 82D9
*85EC!(
F-82EE X-82EF A-36 E-3E C-CC 5-0076
F-8201 X-8205 A-36 E-30 C-00 5-0076
F-82C4 X-82EE A-01 E-3F C-CG S-0076
F-8906 X-89FE A-01 E-3F C-00 5-0076
F-82FF X-8888 4-88 F-88 C-C2 5-007D
F-82CF X-8888 4-88 E-88 C-C2 5-007F
F-82D1 X-8282 4-01 F-82 (-CC 5-6C7)
F-82E2 X-8282 A-01 E-00 C-C4 S-007F
F-82D3 X-8882 A-C2 E-GC C-CC S-GC7F
F-82D4 X-8292 A-02 E-00 C-04 5-007F
P-82D6 X-8282 A-02 E-00 C-04 S-007F
F-82D9 X-8282 A-02 E-00 C-00 S-007F
*825A; V
*82EF; V
*: }
```

```
P-82FA X-82FF A-82 E-01 C-C8 S-0076
*3803/01 OE
*82EC; 6
-F-82DE X-8282 A-82 E-82 C-C2 S-007F
* $ T
END ADDF 82D9 82E7
*: P
F-82DD X-8282 A-OF F-82 C-CO S-007F
P-82DE X-8282 A-07 E-82 C-C0 S-007F
P-82E0 X-8282 A-07 E-82 C-C9 S-C07F
 P-82E2 X-8282 A-07 E-82 C-C9 S-007F
 F-82E4 X-8282 A-07 E-82 C-C1 5-007F
 P-82E7 X-8282 A-07 E-82 C-C1 S-C07F
 *82F9; V
 *; F
 P-82EA X-82FE A-82 E-0E C-C9 5-0076
 *8803/0E 3D
 *82EC; (
 P-8219 X-8282 A-82 E-82 C-C2 S-C07F
 # S 7
 END ADLF 82E7 82F1
 *: P
 P-82EB X-8282 A-3D E-82 C-CO S-007F
 P-82FD X-8282 A-ED E-82 C-C8 5-C07F
 P-82EF X-8282 A-ED E-82 C-C8 5-007F
 P-82F1 X-8282 A-ED E-82 C-C8 S-CC7F
 *82F4; V
 *NF
 F-82F4 X-8034 A-11 E-89 C-C8 5-CC7F
 END ADDE 82F1 8325
 *; F
 F-82F5 X-8034 A-11 E-12 C-03 5-007F
 P-82F6 X-8034 A-23 E-12 C-C0 5-007F
 P-82F7 X-8034 A-23 E-09 C-C0 5-007F
 F-82F9 X-8034 A-23 E-09 C-C0 5-007F
 P-82FE X-8034 A-23 Y-09 C-00 5-007F
 F-82FD X-8034 A-00 E-09 C-C4 S-007F
 F-82FF X-8034 A-07 7-09 C-CC 1-007F
 P-8301 X-8034 A-07 E-09 C-00 5-007F
 P-8303 X-8034 A-07 E-09 C-00 5-007F
 F-8305 X-8034 A-07 E-09 C-00 5-007F
 P-8307 X-8034 A-07 E-ED C-C8 5-007F
 P-8312 X-8034 A-07 E-BD C-C3 5-C07F
  P-8314 X-8034 A-07 E-82 C-03 S-007F
  P-8315 X-8034 A-CE E-88 C-CC 5-CC7F
  P-8317 X-8034 A-1A F-82 C-EC S-CC7F
  P-8319 X-8034 A-14 F-32 C-FF 5-007F
  P-831E X-8034 A-1A I-82 C-EC S-CO7F
  P-831D X-821A A-14 F-82 C-E8 S-007F
 F-831F X-821A A-09 H-82 C-E0 E-007F
  F-8391 X-821A A-09 E-82 C-LC S-007F
  P-8383 X-881A A-09 E-88 (-10 5-007F
  F-8325 X-8214 F-09 1-32 C-FC 5-CC7F
```

```
*8328; V
*; F
F-8328 X-8090 A-CO E-51 C-CO S-CO7F
* 5.7
END ADDR 8325 8331
*; F
F-8329 X-8090 A-CO B-A2 C-CA 5-CC7F
P-832A X-8090 A-00 E-A2 C-C4 S-007F
F-832E X-8090 A-CO E-A2 C-C4 S-007E
F-838D X-8090 A-00 E-A2 C-C4 5-007F
P-832F X-809C A-23 F-A2 C-CC S-CO7F
F-8331 X-8090 A-23 E-A2 C-CO S-007F
*8324; V
*: F
F-8334 X-8030 A-C1 E-3E C-CC S-C07F
* 51
END ADDS 8331 8340
*; F
F-8335 X-8030 A-01 E-76 C-00 S-007F
F-8336 X-8030 A+02 E-76 C+C0 S-C07E
F-8338 X-8030 A-02 E-76 C-00 5-007F
P-833A X-8030 A-02 E-76 C-CO 5-007F
F-8330 X-881A A-08 E-16 C-08 5-001F
P-833E X-8814 A-11 E-76 C-CC 5-007F
F-8340 X-8814 A-11 E-76 C-CO S-007F
*8343; V
*: F
F-8343 X-8031 A-02 E-53 C-00 S-007F
* 5 1
END ADER 8340 RECE
*; F
F-5344 X-5031 A-02 E-A6 C-CA 5-CO7F
P-8345 X-8031 A-04 E-Af C-CO 5-007F
F-8346 X-8031 A-08 E-A6 C-C0 S-C07F
F-8348 X-8031 A-08 E-02 C-00 S-007F
P-8344 X-8031 A-08 E-02 C-00 5-007F
F-8340 X-8031 A-08 E-02 C-00 S-007F
F-8341 X-8031 A-7E E-02 C-00 S-007F
F-8350 X-8031 A-7F E-02 C-00 5-007F
P-8351 X-8031 A-7E E-01 C-00 5-007F
F-8352 X-8031 A-3F E-01 C-C0 S-00%F
F-8353 X-8031 A-3F 2-00 C-07 5-007F
F-8354 X-8031 A-9F E-00 C-00 E-007F
F-8356 X-8031 A-91 F-00 C-04 E-007F
P-8358 X-8031 A-98 1-00 (-(4 S-0078
F-835E X-8031 A-35 E-00 C-08 5-007E
F-8807 X-8031 A-9F E-00 C-08 5-007F
F-82CA X-8031 A-9F E-00 (-08 S-007F
F-82CD X-8031 A-91 E-C0 C-C0 5-C07F
```

```
EXEUC 1.1 MAID
*0000/03 A2
0001/00 D1
¥ 1 1
END ALER 8189
*8100; G
F-8102 X-80F5 A-11 E-00 C-F4 S-FF8A
F-8104 X-80F5 A-11 E-00 C-F4 S-FF8A
F-8106 X-80F5 A-A2 E-00 C-F8 S-FF8A
F-8108 X-80F5 A-A2 E-OC C-F8 S-FF8A
P-810A X-80F5 A-A2 E-80 C-F8 S-FF8A
F-810C X-80F5 A-A2 E-80 C-F8 S-FF8A
P-810D X-80F5 A-5E B-80 C-F1 S-FF8A
F-810F X-80F5 A-5E E-80 C-F1 S-FF8A
F-8110 X-80F5 A-2F B-80 C-F0 S-FF3A
P-8111 X-80F5 A-17 E-80 C-F3 S-FF8A
P-8112 X-80F5 A-CE E-80 C-F3 S-FF8A
P-8113 X-80F5 A-05 E-80 C-F3 S-FF8A
F-8115 X-8CF5 A-C5 E-80 C-F1 S-FF8A
P-8117 X-80F5 A-5E E-80 C-F1 S-FF8A
F-8119 X-80F5 A-0E E-80 C-F1 S-FF8A
F-811E X-8CF5 A-OE F-80 C-F1 S-FF8A
F-811D X-80F5 A-D1 B-80 C-F9 S-FF8A
F-811F X-8CF5 A-D1 E-80 C-F9 S-FF8A
P-8180 X-8CF5 A-2F E-80 C-F1 S-FF8A
P-8122 X-8CF5 A-2F E-80 C-F9 S-FF8A
F-3124 X-30F5 A-2F E-00 C-F5 S-FF8A
P-8126 X-8CF5 A-2F B-00 C-F5 S-FFRA
F-8128 X-80F5 A-2F E-00 C-F1 S-FF8A
F-812A X-80F5 4-20 E-00 C-F1 S-FF8A
F-8120 X-80F5 A-20 E-00 C-F1 S-FF8A
F-812F X-8CF5 A-F1 E-00 C-F9 S-FF8A
F-812F X-20F5 A-OF F-OC C-F1 S-FF3A
F-8130 X-80F5 A-1E E-00 C-FO S-FF8A
F-8131 M-80F5 A-30 B-00 C+F0 S-FF8A
F-8132 X-8CF5 A-78 F-C0 C-F0 S-FF8A
F-8133 X-80F5 A-FC E-CC C-FA S-FF9A
F-8135 X-8CF5 A-FO E-CO C-F8 S-FF8A
F-2137 X-80F5 A-FF E-00 C-F8 S-FF8A
F-8120 X-3075 A-FF L-00 (-F3 S-FF8A
```

```
P-813E X-8CF5 A-80 E-00 C-F8:5-FF8A
 P-813D X-80F5 A-80 E-00 C-F8 S-FF8A
 P-813F X-90FF A-80 E-00 C-F8 S-FF8A
 P-8141 X-30FE A-D2 E-CO C-F8 S-FF8A
P-8143 X-80FE A-D2 E-00 C-F8 S-FF8A
P-8145 X-80FE A-20 E-00 C-FO S-FF8A
F-8147 X-80FE A-2E E-00 C-FC S-FF8A
P-8149 X-8CFF A-2F E-00 C-FC S-FFRA
F-814E X-802F A-2F E-00 C-F8 S-FF8A
P-814D X-802E A-10 E-00 C-FC S-FF8A
P-814F X-808F A-1C E-00 C-F0 S-FF8A
F-8151 X-802E A-20 B-C0 C-FC S-FF3A
F-8153 X-802E A-25 E-00 C-FC S-FF8A
F-8155 X-802E A-25 E-00 C-F0 S-FF8A
P-8157 X-8025 A-25 E-00 C-F8 S-FF8A
F-8150 X-8025 A-OA E-CC C-FC S-FF8A
P-815E X-8025 A-0A E-00 C-FO S-FF8A
F-8150 X-8025 A-05 F-00 C-FC S-FF8A
P-815F X-8025 A-F5 F-00 C-F8 S-FF8A
F-8161 X-8025 A-F5 F-00 C-F8 S-FF8A
F-8163 X-8075 A-F5 F-00 C-F8 S-FF8A
F-8165 X-80F5 A-4E E-00 C-F0 S-FF8A
F-8166 X-8CF5 A-4E E-CC C-F4 S-FF8A
F-8167 X-80F5 A-25 E-00 C-F3 5-FF8A
F-8168 X-8CF5 A-85 E-80 C-FA S-FF8A
F-8169 X-8CF5 A-12 E-80 C-F3 S-FF8A
P-816A X-80F5 A-12 E-CO C-FA S-FF8A
P-816E X-80F5 A-09 E-CC C-FC S-FF8A
F-816C X-80F5 A-09 E-60 C-F0 S-FF8A
F-816D X-80F5 A-04 E-60 C-F3 S-FF8A
P-816E X-80F5 A-G4 E-EC C-FA S-FFEA
P-817C X-8CF5 A-04 E-EC C-FO 5-FF8A
F-8172 X-80F5 A-C4 E-EC C-F8 S-FF8A
F-8174 X-3CF5 A-1C B-FC C-FC S-FF8A
F-8175 X-80F5 A-1C F-00 C-F4 S-FF8A
P-8176 X-30F5 A-OE E-CC C-FO S-FF8A
F-8177 X-80F5 A-GE E-GC C-F4 S-FF8A
P-8178 X-80F5 A-07 E-00 C-FC 5-FF8A
P-8179 X-80F5 A-07 E-00 C-F4 S-FF8A
P-817A X-8CF5 A-03 E-00 C-F3 S-FF8A
P-817E X-80F5 A-03 E-80 C-FA S-FF8A
P-817C X-80F5 A-C1 E-80 C-F3 S-FF8A
F-817D X-80F5 A-01 E-00 C-FA S-FFRA
P-817F X-80F5 A-01 E-92 C-D9 S-FF8A
P-8181 X-80F5 A-CC P-92 C-DO S-FF8A
F-8183 X-80F5 A-CC E-42 C-D3 S-FF8A
P-8185 X-80F5 A-11 E-42 C-FC 5-FF84
P-8187 X-80F5 A-11 E-42 C-FC S-FF8A
P-8189 X-80F5 A-11 E-42 C-FG S-FF8A
*C000742
0C01/F1
0005100
0003/11
0004/42
```